Hi Elyes,

in the code you pasted yesterday, the IO BAR for the HWM was set
incorrectly. You had:

    pnp_write_register(cfg_port, 0x60, 0xa0);

where it should write 0x0a. Some lines above you tried to set 0xa00,
also not correct because the code expects it at 0xa10 (HWM_BASE).

Hope that helps,
Nico

On 19.02.2018 17:21, ehao...@noos.fr wrote:
> Dear all,
> 
> Please find below the dump done on Winbond W83627EHG:
> I try to have the CPUFAN running with SerialICE.
> 
> superiotool r4.7-346-gc94850ba93
> Found Winbond W83627EHF/EF/EHG/EG (id=0x88, rev=0x63) at 0x2e
> Register dump:
> idx   val    def
> 0x20: 0x88   (0x88)
> 0x21: 0x63   (MM)
> 0x22: 0xff   (0xff)
> 0x23: 0x00   (0x00)
> 0x24: 0x44   (MM)
> 0x25: 0x00   (0x00)
> 0x26: 0x00   (MM)
> 0x27: 0xff   (RR)
> 0x28: 0x50   (0x50)
> 0x29: 0x05   (0x04)
> 0x2a: 0x00   (0x00)
> 0x2b: 0x00   (RR)
> 0x2c: 0x83   (0x00)
> 0x2d: 0x20   (0x21)
> 0x2e: 0x00   (0x00)
> 0x2f: 0xff   (0x00)
> 
> LDN 0x00 (Floppy)
> idx   val    def
> 0x30: 0x01   (0x01)
> 0x60: 0x03   (0x03)
> 0x61: 0xf0   (0xf0)
> 0x70: 0x06   (0x06)
> 0x74: 0x02   (0x02)
> 0xf0: 0x8e   (0x8e)
> 0xf1: 0x00   (0x00)
> 0xf2: 0xff   (0xff)
> 0xf4: 0x00   (0x00)
> 0xf5: 0x00   (0x00)
> 
> LDN 0x01 (Parallel port)
> idx   val    def
> 0x30: 0x01   (0x01)
> 0x60: 0x03   (0x03)
> 0x61: 0x78   (0x78)
> 0x70: 0x07   (0x07)
> 0x74: 0x04   (0x04)
> 0xf0: 0x3c   (0x3f)
> 
> LDN 0x02 (COM1)
> idx   val    def
> 0x30: 0x01   (0x01)
> 0x60: 0x03   (0x03)
> 0x61: 0xf8   (0xf8)
> 0x70: 0x04   (0x04)
> 0xf0: 0x00   (0x00)
> 
> LDN 0x03 (COM2)
> idx   val    def
> 0x30: 0x01   (0x01)
> 0x60: 0x02   (0x02)
> 0x61: 0xf8   (0xf8)
> 0x70: 0x03   (0x03)
> 0xf0: 0x00   (0x00)
> 0xf1: 0x04   (0x00)
> 
> LDN 0x05 (Keyboard)
> idx   val    def
> 0x30: 0x01   (0x01)
> 0x60: 0x00   (0x00)
> 0x61: 0x60   (0x60)
> 0x62: 0x00   (0x00)
> 0x63: 0x64   (0x64)
> 0x70: 0x01   (0x01)
> 0x72: 0x0c   (0x0c)
> 0xf0: 0x82   (0x83)
> 
> LDN 0x06 (Serial flash interface)
> idx   val    def
> 0x30: 0x00   (0x00)
> 0x62: 0xff   (0x00)
> 0x63: 0xff   (0x00)
> 
> LDN 0x07 (GPIO 1, GPIO 6, game port, MIDI port)
> idx   val    def
> 0x30: 0x01   (0x00)
> 0x60: 0x00   (0x02)
> 0x61: 0x00   (0x01)
> 0x62: 0x00   (0x03)
> 0x63: 0x00   (0x30)
> 0x70: 0x00   (0x09)
> 0xf0: 0x5f   (0xff)
> 0xf1: 0x5f   (0x00)
> 0xf2: 0x00   (0x00)
> 0xf3: 0x00   (0x00)
> 0xf4: 0xff   (0xff)
> 0xf5: 0xff   (0x00)
> 0xf6: 0xff   (0x00)
> 0xf7: 0x00   (0x00)
> 
> LDN 0x08 (WDTO#, PLED)
> idx   val    def
> 0x30: 0x00   (0x00)
> 0xf5: 0xff   (0x00)
> 0xf6: 0x00   (0x00)
> 0xf7: 0xff   (0x00)
> 
> LDN 0x09 (GPIO 2, GPIO 3, GPIO 4, GPIO 5, SUSLED)
> idx   val    def
> 0x30: 0x0e   (0x00)
> 0xe0: 0xdf   (0xff)
> 0xe1: 0x00   (0x00)
> 0xe2: 0x20   (0x00)
> 0xe3: 0xff   (0xff)
> 0xe4: 0xff   (0x00)
> 0xe5: 0xff   (0x00)
> 0xf0: 0x8c   (0xff)
> 0xf1: 0x8c   (0x00)
> 0xf2: 0x00   (0x00)
> 0xf3: 0x40   (0x00)
> 0xf4: 0xdf   (0xff)
> 0xf5: 0x00   (0x00)
> 0xf6: 0x00   (0x00)
> 0xf7: 0x20   (0x00)
> 
> LDN 0x0a (ACPI)
> idx   val    def
> 0x30: 0x01   (0x00)
> 0x70: 0x00   (0x00)
> 0xe0: 0x01   (0x01)
> 0xe1: 0x00   (0x00)
> 0xe2: 0xff   (0xff)
> 0xe3: 0x24   (0x08)
> 0xe4: 0x00   (0x00)
> 0xe5: 0x00   (RR)
> 0xe6: 0x1c   (0x00)
> 0xe7: 0x00   (0x00)
> 0xe8: 0x09   (RR)
> 0xf2: 0x7c   (0x7c)
> 0xf3: 0x00   (0x00)
> 0xf4: 0x00   (0x00)
> 0xf6: 0x00   (0x00)
> 0xf7: 0x00   (0x00)
> 
> LDN 0x0b (Hardware monitor)
> idx   val    def
> 0x30: 0x01   (0x00)
> 0x60: 0x0a   (0x00)
> 0x61: 0x10   (0x00)
> 0x70: 0x00   (0x00)
> 0xf0: 0xc1   (0xc1)
> 0xf1: 0x00   (0x00)
> 
> Hardware monitor (0x0a15)
> Register dump:
> idx   val    def
> 0x00: 0x04   (0x04)
> 0x01: 0xff   (0xff)
> 0x02: 0x04   (0x04)
> 0x03: 0x4b   (0xff)
> 0x04: 0x11   (0x01)
> 0x05: 0x00   (0x00)
> 0x06: 0x3f   (0x00)
> 0x07: 0x30   (0x00)
> 0x08: 0x01   (0x01)
> 0x09: 0x4b   (0x01)
> 0x0a: 0x01   (0x01)
> 0x0b: 0x4b   (0x01)
> 0x0c: 0x3c   (0x3c)
> 0x0d: 0x3c   (0x3c)
> 0x0e: 0x01   (0x0a)
> 0x0f: 0x03   (0x0a)
> 0x10: 0x04   (0x04)
> 0x11: 0xff   (0xff)
> 0x12: 0x79   (0x00)
> 0x13: 0x00   (0x00)
> 0x14: 0x00   (0x00)
> 0x15: 0x01   (0x01)
> 0x16: 0x01   (0x01)
> 0x17: 0x3c   (0x3c)
> 0x18: 0x43   (0x43)
> 0x19: 0x17   (RR)
> 0x1a: 0x00   (RR)
> 0x1b: 0x00   (RR)
> 0x1c: 0x57   (RR)
> 0x1d: 0x00   (RR)
> 0x1e: 0x00   (RR)
> 0x1f: 0xd9   (RR)
> 
> Register dump:
> idx   val    def
> 0x20: 0x94   (NA)
> 0x21: 0xbc   (NA)
> 0x22: 0xcf   (NA)
> 0x23: 0xc9   (NA)
> 0x24: 0xc7   (NA)
> 0x25: 0xe2   (NA)
> 0x26: 0xdf   (NA)
> 0x27: 0x27   (NA)
> 0x28: 0xff   (NA)
> 0x29: 0x9b   (NA)
> 0x2a: 0xff   (NA)
> 0x2b: 0xda   (MM)
> 0x2c: 0x00   (MM)
> 0x2d: 0x31   (MM)
> 0x2e: 0x73   (MM)
> 0x2f: 0xd9   (MM)
> 0x30: 0x23   (MM)
> 0x31: 0x14   (MM)
> 0x32: 0x21   (MM)
> 0x33: 0x8f   (MM)
> 0x34: 0x0c   (MM)
> 0x35: 0x12   (MM)
> 0x36: 0xaa   (MM)
> 0x37: 0xf4   (MM)
> 0x38: 0x5b   (MM)
> 0x39: 0x81   (MM)
> 0x3a: 0xd2   (MM)
> 0x3b: 0xff   (MM)
> 0x3c: 0xa1   (MM)
> 0x3d: 0x09   (MM)
> 0x3e: 0xbc   (MM)
> 0x3f: 0xff   (NA)
> 
> Register dump:
> idx   val    def
> 0x40: 0x01   (0x03)
> 0x41: 0xba   (0x00)
> 0x42: 0x00   (0x00)
> 0x43: 0xff   (0xde)
> 0x44: 0xff   (0xff)
> 0x45: 0xff   (RR)
> 0x46: 0x06   (0x07)
> 0x47: 0xf4   (0x55)
> 0x48: 0x2d   (0x2d)
> 0x49: 0xff   (RR)
> 0x4a: 0x40   (0x64)
> 0x4b: 0xc4   (0x44)
> 0x4c: 0x18   (0x10)
> 0x4d: 0x95   (0x15)
> 0x4e: 0x01   (0x80)
> 0x4f: 0xa3   (0x5c)
> 
> LDN 0x00 (Bank 0)
> idx   val    def
> 0x50: 0xff   (RR)
> 0x51: 0xff   (RR)
> 0x52: 0x00   (RR)
> 0x53: 0xff   (RR)
> 0x54: 0xff   (RR)
> 0x55: 0xff   (RR)
> 0x56: 0x00   (0x00)
> 0x57: 0x00   (0x80)
> 0x58: 0xa1   (0xa1)
> 0x59: 0x7f   (0x70)
> 0x5a: 0xff   (RR)
> 0x5b: 0xff   (RR)
> 0x5c: 0x19   (RR)
> 0x5d: 0x05   (0x00)
> 0x5e: 0xff   (RR)
> 0x5f: 0x05   (RR)
> 0x60: 0x04   (0x04)
> 0x61: 0xff   (0xff)
> 0x62: 0x40   (0x40)
> 0x63: 0x00   (0x00)
> 0x64: 0x01   (0x01)
> 0x65: 0x01   (0x01)
> 0x66: 0x3c   (0x3c)
> 0x67: 0xff   (0xff)
> 0x68: 0x01   (0x01)
> 0x69: 0xff   (0xff)
> 0x6a: 0x01   (0x01)
> 
> LDN 0x01 (Bank 1)
> idx   val    def
> 0x50: 0x27   (NA)
> 0x51: 0x00   (NA)
> 0x52: 0x00   (0x00)
> 0x53: 0x9f   (0x4b)
> 0x54: 0x00   (0x00)
> 0x55: 0xff   (0x50)
> 0x56: 0x00   (0x00)
> 
> LDN 0x02 (Bank 2)
> idx   val    def
> 0x50: 0x21   (NA)
> 0x51: 0x80   (NA)
> 0x52: 0x00   (0x00)
> 0x53: 0x9f   (0x4b)
> 0x54: 0x00   (0x00)
> 0x55: 0xff   (0x50)
> 0x56: 0x00   (0x00)
> 
> LDN 0x04 (Bank 4)
> idx   val    def
> 0x50: 0x00   (0x00)
> 0x51: 0x13   (0x00)
> 0x52: 0xff   (RR)
> 0x53: 0x00   (0x00)
> 0x54: 0x00   (0x00)
> 0x55: 0x00   (0x00)
> 0x56: 0xf5   (0x00)
> 0x57: 0xff   (RR)
> 0x58: 0x76   (RR)
> 0x59: 0x3a   (0x00)
> 0x5a: 0x2d   (0x00)
> 0x5b: 0xab   (0x00)
> 0x5c: 0xc9   (RR)
> 0x5d: 0xff   (RR)
> 
> LDN 0x05 (Bank 5)
> idx   val    def
> 0x50: 0xcb   (NA)
> 0x51: 0xd1   (NA)
> 0x52: 0xb9   (RR)
> 0x53: 0xff   (RR)
> 0x54: 0xba   (MM)
> 0x55: 0xc2   (MM)
> 0x56: 0x12   (MM)
> 0x57: 0xf4   (MM)
> 0x58: 0x8e   (MM)
> 0x59: 0x9f   (MM)
> 0x5a: 0x08   (RR)
> 0x5b: 0x2e   (RR)
> 0x5c: 0xbd   (MM)
> 
> LDN 0x06 (Bank 6)
> idx   val    def
> 0x50: 0xe4   (RR)
> 0x51: 0x1f   (RR)
> 0x52: 0x59   (RR)
> 0x53: 0x96   (RR)
> 0x54: 0x3a   (RR)
> 0x55: 0x39   (RR)
> 0x56: 0x3d   (RR)
> 0x57: 0x3d   (RR)
> 
> Best Regards,
> Elyes
> 

-- 
coreboot mailing list: coreboot@coreboot.org
https://mail.coreboot.org/mailman/listinfo/coreboot

Reply via email to