Hi Aaron,
I think I have success after applying 41363 as well. Please see
attached and tell us if this is what you set out to do.
Thanks
Keith
On Thu, May 14, 2020 at 4:01 PM Aaron Durbin <[email protected]> wrote:
>
> Hi Keith,
>
> Did the newresalloc.log file contain this patch?
> https://review.coreboot.org/c/coreboot/+/41363
>
> I ask because I see the fixed resources on the domain that are dram:
> DOMAIN: 0000 resource base 0 size a0000 align 0 gran 0 limit 0 flags
> e0004200 index a
> DOMAIN: 0000 resource base c0000 size 2ff40000 align 0 gran 0 limit 0 flags
> e0004200 index b
>
> However, I don't see them being removed the address space selection:
> DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: fffffffff
> update_constraints: PCI: 00:04.0 02 base ff800000 limit ffffffff mem (fixed)
> Resource ranges:
> Base: 0, Size: ff800000, Tag: 200
> Base: 100000000, Size: f00000000, Tag: 100200
>
> update_constraints isn't called for the resources above.
>
> On Thu, May 14, 2020 at 1:32 PM Keith Hui <[email protected]> wrote:
>>
>> Hi Aaron,
>>
>> Here are two more logs at SPEW. Old log is a separate branch where I
>> reverted all the problem commits; new log has everything.
>>
>> Thanks
>> Keith
coreboot-4.12-57-g5fbcd89867 Thu May 14 20:23:10 UTC 2020 romstage starting (log level: 8)...
Romstage stack size limited to 0x1000!
SMBus controller enabled
CBMEM:
IMD: root @ 0x2ffff000 254 entries.
IMD: root @ 0x2fffec00 62 entries.
MTRR Range: Start=2f800000 End=30000000 (Size 800000)
MTRR Range: Start=fffc0000 End=0 (Size 40000)
FMAP: area COREBOOT found @ 200 (261632 bytes)
CBFS: Locating 'fallback/postcar'
CBFS: Found @ offset 25c40 size 2720
Decompressing stage fallback/postcar @ 0x2ffd4fc0 (25840 bytes)
Loading module at 0x2ffd5000 with entry 0x2ffd5000. filesize: 0x2608 memsize: 0x64b0
Processing 47 relocs. Offset value of 0x2dfd5000
BS: romstage times (exec / console): total (unknown) / 60 ms
coreboot-4.12-57-g5fbcd89867 Thu May 14 20:23:10 UTC 2020 ramstage starting (log level: 8)...
Enumerating buses...
Show all devs... Before device enumeration.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
DOMAIN: 0000: enabled 1
APIC: 00: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:01.0: enabled 1
PCI: 00:04.0: enabled 1
PCI: 00:04.1: enabled 1
PCI: 00:04.2: enabled 1
PCI: 00:04.3: enabled 1
PNP: 03f0.0: enabled 1
PNP: 03f0.1: enabled 1
PNP: 03f0.2: enabled 1
PNP: 03f0.3: enabled 1
PNP: 03f0.5: enabled 1
PNP: 03f0.7: enabled 1
PNP: 03f0.8: enabled 1
PNP: 03f0.a: enabled 0
Compare with tree...
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:01.0: enabled 1
PCI: 00:04.0: enabled 1
PNP: 03f0.0: enabled 1
PNP: 03f0.1: enabled 1
PNP: 03f0.2: enabled 1
PNP: 03f0.3: enabled 1
PNP: 03f0.5: enabled 1
PNP: 03f0.7: enabled 1
PNP: 03f0.8: enabled 1
PNP: 03f0.a: enabled 0
PCI: 00:04.1: enabled 1
PCI: 00:04.2: enabled 1
PCI: 00:04.3: enabled 1
Root Device scanning...
scan_static_bus for Root Device
CPU_CLUSTER: 0 enabled
DOMAIN: 0000 enabled
DOMAIN: 0000 scanning...
PCI: pci_scan_bus for bus 00
PCI: 00:00.0 [8086/7190] ops
PCI: 00:00.0 [8086/7190] enabled
PCI: 00:01.0 [8086/7191] enabled
PCI: 00:04.0 [8086/7110] bus ops
PCI: 00:04.0 [8086/7110] enabled
PCI: 00:04.1 [8086/7111] ops
PCI: 00:04.1 [8086/7111] enabled
PCI: 00:04.2 [8086/7112] ops
PCI: 00:04.2 [8086/7112] enabled
PCI: 00:04.3 [8086/7113] bus ops
PCI: 00:04.3 [8086/7113] enabled
PCI: 00:0b.0 [10ec/8169] enabled
PCI: 00:01.0 scanning...
do_pci_scan_bridge for PCI: 00:01.0
PCI: pci_scan_bus for bus 01
PCI: 01:00.0 [10de/0322] enabled
scan_bus: bus PCI: 00:01.0 finished in 8 msecs
PCI: 00:04.0 scanning...
scan_static_bus for PCI: 00:04.0
PNP: 03f0.0 enabled
PNP: 03f0.1 enabled
PNP: 03f0.2 enabled
PNP: 03f0.3 enabled
PNP: 03f0.5 enabled
PNP: 03f0.7 enabled
PNP: 03f0.8 enabled
PNP: 03f0.a disabled
scan_static_bus for PCI: 00:04.0 done
scan_bus: bus PCI: 00:04.0 finished in 21 msecs
PCI: 00:04.3 scanning...
scan_generic_bus for PCI: 00:04.3
scan_generic_bus for PCI: 00:04.3 done
scan_bus: bus PCI: 00:04.3 finished in 6 msecs
scan_bus: bus DOMAIN: 0000 finished in 93 msecs
scan_static_bus for Root Device done
scan_bus: bus Root Device finished in 109 msecs
done
BS: BS_DEV_ENUMERATE run times (exec / console): 1 / 204 ms
found VGA at PCI: 01:00.0
A bridge on the path doesn't support 16-bit VGA decoding!Setting up VGA for PCI: 01:00.0
Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:01.0
Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
Allocating resources...
Reading resources...
Root Device read_resources bus 0 link: 0
CPU_CLUSTER: 0 read_resources bus 0 link: 0
CPU_CLUSTER: 0 read_resources bus 0 link: 0 done
Setting RAM size to 768 MB
DOMAIN: 0000 read_resources bus 0 link: 0
PCI: 00:01.0 read_resources bus 1 link: 0
PCI: 00:01.0 read_resources bus 1 link: 0 done
PCI: 00:04.0 read_resources bus 0 link: 0
PNP: 03f0.8 missing read_resources
PCI: 00:04.0 read_resources bus 0 link: 0 done
DOMAIN: 0000 read_resources bus 0 link: 0 done
Root Device read_resources bus 0 link: 0 done
Done reading resources.
Show resources in subtree (Root Device)...After reading.
Root Device child on link 0 CPU_CLUSTER: 0
CPU_CLUSTER: 0 child on link 0 APIC: 00
APIC: 00
DOMAIN: 0000 child on link 0 PCI: 00:00.0
DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit fffffffff flags 40040200 index 10000100
DOMAIN: 0000 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index a
DOMAIN: 0000 resource base c0000 size 2ff40000 align 0 gran 0 limit 0 flags e0004200 index b
PCI: 00:00.0
PCI: 00:00.0 resource base 0 size 10000000 align 28 gran 28 limit ffffffff flags 1200 index 10
PCI: 00:01.0 child on link 0 PCI: 01:00.0
PCI: 00:01.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
PCI: 00:01.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 81202 index 24
PCI: 00:01.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
PCI: 01:00.0
PCI: 01:00.0 resource base 0 size 1000000 align 24 gran 24 limit ffffffff flags 200 index 10
PCI: 01:00.0 resource base 0 size 8000000 align 27 gran 27 limit ffffffff flags 1200 index 14
PCI: 01:00.0 resource base 0 size 20000 align 17 gran 17 limit ffffffff flags 2200 index 30
PCI: 00:04.0 child on link 0 PNP: 03f0.0
PCI: 00:04.0 resource base 0 size 1000 align 0 gran 0 limit ffff flags c0000100 index 1
PCI: 00:04.0 resource base ff800000 size 800000 align 0 gran 0 limit 0 flags d0000200 index 2
PNP: 03f0.0
PNP: 03f0.0 resource base 3f0 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
PNP: 03f0.0 resource base 6 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 03f0.0 resource base 2 size 1 align 0 gran 0 limit 0 flags c0000800 index 74
PNP: 03f0.1
PNP: 03f0.1 resource base 378 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
PNP: 03f0.1 resource base 7 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 03f0.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
PNP: 03f0.2
PNP: 03f0.2 resource base 3f8 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
PNP: 03f0.2 resource base 4 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 03f0.3
PNP: 03f0.3 resource base 2f8 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
PNP: 03f0.3 resource base 3 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 03f0.5
PNP: 03f0.5 resource base 60 size 1 align 0 gran 0 limit 7ff flags c0000100 index 60
PNP: 03f0.5 resource base 64 size 1 align 0 gran 0 limit 7ff flags c0000100 index 62
PNP: 03f0.5 resource base 1 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 03f0.5 resource base c size 1 align 0 gran 0 limit 0 flags c0000400 index 72
PNP: 03f0.7
PNP: 03f0.7 resource base 0 size 1 align 0 gran 0 limit 7ff flags 100 index 60
PNP: 03f0.7 resource base 0 size 2 align 1 gran 1 limit 7ff flags 100 index 62
PNP: 03f0.7 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
PNP: 03f0.8
PNP: 03f0.a
PNP: 03f0.a resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
PCI: 00:04.1
PCI: 00:04.1 resource base 0 size 10 align 4 gran 4 limit ffff flags 100 index 20
PCI: 00:04.2
PCI: 00:04.2 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 20
PCI: 00:04.3
PCI: 00:04.3 resource base e400 size 40 align 0 gran 0 limit ffff flags d0000100 index 1
PCI: 00:04.3 resource base f00 size 10 align 0 gran 0 limit ffff flags d0000100 index 2
PCI: 00:0b.0
PCI: 00:0b.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 10
PCI: 00:0b.0 resource base 0 size 100 align 12 gran 8 limit ffffffff flags 200 index 14
PCI: 00:0b.0 resource base 0 size 20000 align 17 gran 17 limit ffffffff flags 2200 index 30
Resource allocator: DOMAIN: 0000 - Pass 1 (gathering requirements)
PCI: 00:01.0 io: size: 0 align: 12 gran: 12 limit: ffff
PCI: 00:01.0 io: size: 0 align: 12 gran: 12 limit: ffff done
PCI: 00:01.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 01:00.0 10 * [0x0 - 0xffffff] mem
PCI: 01:00.0 30 * [0x1000000 - 0x101ffff] mem
PCI: 00:01.0 mem: size: 1100000 align: 24 gran: 20 limit: ffffffff done
PCI: 00:01.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 01:00.0 14 * [0x0 - 0x7ffffff] prefmem
PCI: 00:01.0 prefmem: size: 8000000 align: 27 gran: 20 limit: ffffffff done
Resource allocator: DOMAIN: 0000 - Pass 2 (allocating resources)
DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
update_constraints: PCI: 00:04.0 01 base 00000000 limit 00000fff io (fixed)
update_constraints: PCI: 00:04.3 01 base 0000e400 limit 0000e43f io (fixed)
update_constraints: PCI: 00:04.3 02 base 00000f00 limit 00000f0f io (fixed)
Resource ranges:
Base: 1000, Size: d000, Tag: 100
Base: f000, Size: 1000, Tag: 100
PCI: 00:0b.0 10 * [0x1000 - 0x10ff] limit: 10ff io
PCI: 00:04.2 20 * [0x2000 - 0x201f] limit: 201f io
PCI: 00:04.1 20 * [0x3000 - 0x300f] limit: 300f io
DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff done
DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: fffffffff
update_constraints: PCI: 00:04.0 02 base ff800000 limit ffffffff mem (fixed)
update_constraints: DOMAIN: 0000 0a base 00000000 limit 0009ffff mem (fixed)
update_constraints: DOMAIN: 0000 0b base 000c0000 limit 2fffffff mem (fixed)
Resource ranges:
Base: a0000, Size: 20000, Tag: 200
Base: 30000000, Size: cf800000, Tag: 200
Base: 100000000, Size: f00000000, Tag: 100200
PCI: 00:00.0 10 * [0x30000000 - 0x3fffffff] limit: 3fffffff prefmem
PCI: 00:01.0 24 * [0x40000000 - 0x47ffffff] limit: 47ffffff prefmem
PCI: 00:01.0 20 * [0x48000000 - 0x490fffff] limit: 490fffff mem
PCI: 00:0b.0 30 * [0xa0000 - 0xbffff] limit: bffff mem
PCI: 00:0b.0 14 * [0x49100000 - 0x491000ff] limit: 491000ff mem
DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: fffffffff done
PCI: 00:01.0 prefmem: base: 40000000 size: 8000000 align: 27 gran: 20 limit: 47ffffff
Resource ranges:
Base: 40000000, Size: 8000000, Tag: 1200
PCI: 01:00.0 14 * [0x40000000 - 0x47ffffff] limit: 47ffffff prefmem
PCI: 00:01.0 prefmem: base: 40000000 size: 8000000 align: 27 gran: 20 limit: 47ffffff done
PCI: 00:01.0 mem: base: 48000000 size: 1100000 align: 24 gran: 20 limit: 490fffff
Resource ranges:
Base: 48000000, Size: 1100000, Tag: 200
PCI: 01:00.0 10 * [0x48000000 - 0x48ffffff] limit: 48ffffff mem
PCI: 01:00.0 30 * [0x49000000 - 0x4901ffff] limit: 4901ffff mem
PCI: 00:01.0 mem: base: 48000000 size: 1100000 align: 24 gran: 20 limit: 490fffff done
Root Device assign_resources, bus 0 link: 0
DOMAIN: 0000 assign_resources, bus 0 link: 0
PCI: 00:00.0 10 <- [0x0030000000 - 0x003fffffff] size 0x10000000 gran 0x1c prefmem
PCI: 00:01.0 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 01 io
PCI: 00:01.0 24 <- [0x0040000000 - 0x0047ffffff] size 0x08000000 gran 0x14 bus 01 prefmem
PCI: 00:01.0 20 <- [0x0048000000 - 0x00490fffff] size 0x01100000 gran 0x14 bus 01 mem
PCI: 00:01.0 assign_resources, bus 1 link: 0
PCI: 01:00.0 10 <- [0x0048000000 - 0x0048ffffff] size 0x01000000 gran 0x18 mem
PCI: 01:00.0 14 <- [0x0040000000 - 0x0047ffffff] size 0x08000000 gran 0x1b prefmem
PCI: 01:00.0 30 <- [0x0049000000 - 0x004901ffff] size 0x00020000 gran 0x11 romem
PCI: 00:01.0 assign_resources, bus 1 link: 0
PCI: 00:04.0 assign_resources, bus 0 link: 0
PNP: 03f0.0 60 <- [0x00000003f0 - 0x00000003f7] size 0x00000008 gran 0x03 io
PNP: 03f0.0 70 <- [0x0000000006 - 0x0000000006] size 0x00000001 gran 0x00 irq
PNP: 03f0.0 74 <- [0x0000000002 - 0x0000000002] size 0x00000001 gran 0x00 drq
PNP: 03f0.1 60 <- [0x0000000378 - 0x000000037f] size 0x00000008 gran 0x03 io
PNP: 03f0.1 70 <- [0x0000000007 - 0x0000000007] size 0x00000001 gran 0x00 irq
ERROR: PNP: 03f0.1 74 drq size: 0x0000000001 not assigned in devicetree
PNP: 03f0.2 60 <- [0x00000003f8 - 0x00000003ff] size 0x00000008 gran 0x03 io
PNP: 03f0.2 70 <- [0x0000000004 - 0x0000000004] size 0x00000001 gran 0x00 irq
PNP: 03f0.3 60 <- [0x00000002f8 - 0x00000002ff] size 0x00000008 gran 0x03 io
PNP: 03f0.3 70 <- [0x0000000003 - 0x0000000003] size 0x00000001 gran 0x00 irq
PNP: 03f0.5 60 <- [0x0000000060 - 0x0000000060] size 0x00000001 gran 0x00 io
PNP: 03f0.5 62 <- [0x0000000064 - 0x0000000064] size 0x00000001 gran 0x00 io
PNP: 03f0.5 70 <- [0x0000000001 - 0x0000000001] size 0x00000001 gran 0x00 irq
PNP: 03f0.5 72 <- [0x000000000c - 0x000000000c] size 0x00000001 gran 0x00 irq
ERROR: PNP: 03f0.7 60 io size: 0x0000000001 not assigned in devicetree
ERROR: PNP: 03f0.7 62 io size: 0x0000000002 not assigned in devicetree
ERROR: PNP: 03f0.7 70 irq size: 0x0000000001 not assigned in devicetree
PCI: 00:04.0 assign_resources, bus 0 link: 0
PCI: 00:04.1 20 <- [0x0000003000 - 0x000000300f] size 0x00000010 gran 0x04 io
PCI: 00:04.2 20 <- [0x0000002000 - 0x000000201f] size 0x00000020 gran 0x05 io
PCI: 00:0b.0 10 <- [0x0000001000 - 0x00000010ff] size 0x00000100 gran 0x08 io
PCI: 00:0b.0 14 <- [0x0049100000 - 0x00491000ff] size 0x00000100 gran 0x08 mem
PCI: 00:0b.0 30 <- [0x00000a0000 - 0x00000bffff] size 0x00020000 gran 0x11 romem
DOMAIN: 0000 assign_resources, bus 0 link: 0
Root Device assign_resources, bus 0 link: 0
Done setting resources.
Show resources in subtree (Root Device)...After assigning values.
Root Device child on link 0 CPU_CLUSTER: 0
CPU_CLUSTER: 0 child on link 0 APIC: 00
APIC: 00
DOMAIN: 0000 child on link 0 PCI: 00:00.0
DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit fffffffff flags 40040200 index 10000100
DOMAIN: 0000 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index a
DOMAIN: 0000 resource base c0000 size 2ff40000 align 0 gran 0 limit 0 flags e0004200 index b
PCI: 00:00.0
PCI: 00:00.0 resource base 30000000 size 10000000 align 28 gran 28 limit 3fffffff flags 60001200 index 10
PCI: 00:01.0 child on link 0 PCI: 01:00.0
PCI: 00:01.0 resource base ffff size 0 align 12 gran 12 limit ffff flags 60080102 index 1c
PCI: 00:01.0 resource base 40000000 size 8000000 align 27 gran 20 limit 47ffffff flags 60081202 index 24
PCI: 00:01.0 resource base 48000000 size 1100000 align 24 gran 20 limit 490fffff flags 60080202 index 20
PCI: 01:00.0
PCI: 01:00.0 resource base 48000000 size 1000000 align 24 gran 24 limit 48ffffff flags 60000200 index 10
PCI: 01:00.0 resource base 40000000 size 8000000 align 27 gran 27 limit 47ffffff flags 60001200 index 14
PCI: 01:00.0 resource base 49000000 size 20000 align 17 gran 17 limit 4901ffff flags 60002200 index 30
PCI: 00:04.0 child on link 0 PNP: 03f0.0
PCI: 00:04.0 resource base 0 size 1000 align 0 gran 0 limit ffff flags c0000100 index 1
PCI: 00:04.0 resource base ff800000 size 800000 align 0 gran 0 limit 0 flags d0000200 index 2
PNP: 03f0.0
PNP: 03f0.0 resource base 3f0 size 8 align 3 gran 3 limit 7ff flags e0000100 index 60
PNP: 03f0.0 resource base 6 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
PNP: 03f0.0 resource base 2 size 1 align 0 gran 0 limit 0 flags e0000800 index 74
PNP: 03f0.1
PNP: 03f0.1 resource base 378 size 8 align 3 gran 3 limit 7ff flags e0000100 index 60
PNP: 03f0.1 resource base 7 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
PNP: 03f0.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
PNP: 03f0.2
PNP: 03f0.2 resource base 3f8 size 8 align 3 gran 3 limit 7ff flags e0000100 index 60
PNP: 03f0.2 resource base 4 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
PNP: 03f0.3
PNP: 03f0.3 resource base 2f8 size 8 align 3 gran 3 limit 7ff flags e0000100 index 60
PNP: 03f0.3 resource base 3 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
PNP: 03f0.5
PNP: 03f0.5 resource base 60 size 1 align 0 gran 0 limit 7ff flags e0000100 index 60
PNP: 03f0.5 resource base 64 size 1 align 0 gran 0 limit 7ff flags e0000100 index 62
PNP: 03f0.5 resource base 1 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
PNP: 03f0.5 resource base c size 1 align 0 gran 0 limit 0 flags e0000400 index 72
PNP: 03f0.7
PNP: 03f0.7 resource base 0 size 1 align 0 gran 0 limit 7ff flags 100 index 60
PNP: 03f0.7 resource base 0 size 2 align 1 gran 1 limit 7ff flags 100 index 62
PNP: 03f0.7 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
PNP: 03f0.8
PNP: 03f0.a
PNP: 03f0.a resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
PCI: 00:04.1
PCI: 00:04.1 resource base 3000 size 10 align 4 gran 4 limit 300f flags 60000100 index 20
PCI: 00:04.2
PCI: 00:04.2 resource base 2000 size 20 align 5 gran 5 limit 201f flags 60000100 index 20
PCI: 00:04.3
PCI: 00:04.3 resource base e400 size 40 align 0 gran 0 limit ffff flags d0000100 index 1
PCI: 00:04.3 resource base f00 size 10 align 0 gran 0 limit ffff flags d0000100 index 2
PCI: 00:0b.0
PCI: 00:0b.0 resource base 1000 size 100 align 8 gran 8 limit 10ff flags 60000100 index 10
PCI: 00:0b.0 resource base 49100000 size 100 align 12 gran 8 limit 491000ff flags 60000200 index 14
PCI: 00:0b.0 resource base a0000 size 20000 align 17 gran 17 limit bffff flags 60002200 index 30
Done allocating resources.
BS: BS_DEV_RESOURCES run times (exec / console): 1 / 1256 ms
Enabling resources...
PCI: 00:00.0 cmd <- 06
PCI: 00:01.0 bridge ctrl <- 009b
PCI: 00:01.0 cmd <- 07
PCI: 00:04.0 cmd <- 07
PCI: 00:04.1 cmd <- 01
PCI: 00:04.2 cmd <- 01
PCI: 00:04.3 cmd <- 01
PCI: 00:0b.0 cmd <- 03
PCI: 01:00.0 cmd <- 03
done.
BS: BS_DEV_ENABLE run times (exec / console): 0 / 22 ms
Initializing devices...
CPU_CLUSTER: 0 init
Initializing CPU #0
CPU: vendor Intel device 6b1
CPU: family 06, model 0b, stepping 01
Enabling cache
FMAP: area COREBOOT found @ 200 (261632 bytes)
CBFS: Locating 'cpu_microcode_blob.bin'
CBFS: Found @ offset 4080 size 14800
microcode: sig=0x6b1 pf=0x10 revision=0x0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
Microcode size field is 0
microcode: updated to revision 0x1c date=2001-02-15
CPU: Intel(R) Celeron(TM) CPU 1400MHz.
MTRR: Physical address space:
0x0000000000000000 - 0x00000000000a0000 size 0x000a0000 type 6
0x00000000000a0000 - 0x00000000000c0000 size 0x00020000 type 0
0x00000000000c0000 - 0x0000000030000000 size 0x2ff40000 type 6
0x0000000030000000 - 0x0000000040000000 size 0x10000000 type 0
0x0000000040000000 - 0x0000000048000000 size 0x08000000 type 1
0x0000000048000000 - 0x0000000100000000 size 0xb8000000 type 0
MTRR: Fixed MSR 0x250 0x0606060606060606
MTRR: Fixed MSR 0x258 0x0606060606060606
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x0606060606060606
MTRR: Fixed MSR 0x269 0x0606060606060606
MTRR: Fixed MSR 0x26a 0x0606060606060606
MTRR: Fixed MSR 0x26b 0x0606060606060606
MTRR: Fixed MSR 0x26c 0x0606060606060606
MTRR: Fixed MSR 0x26d 0x0606060606060606
MTRR: Fixed MSR 0x26e 0x0606060606060606
MTRR: Fixed MSR 0x26f 0x0606060606060606
call enable_fixed_mtrr()
CPU physical address size: 36 bits
MTRR: default type WB/UC MTRR counts: 6/3.
MTRR: UC selected as default type.
MTRR: 0 base 0x0000000000000000 mask 0x0000000fe0000000 type 6
MTRR: 1 base 0x0000000020000000 mask 0x0000000ff0000000 type 6
MTRR: 2 base 0x0000000040000000 mask 0x0000000ff8000000 type 1
MTRR check
Fixed MTRRs : Enabled
Variable MTRRs: Enabled
CPU #0 initialized
CPU_CLUSTER: 0 init finished in 243 msecs
PCI: 00:00.0 init
Northbridge Init
PCI: 00:00.0 init finished in 1 msecs
PCI: 00:04.0 init
RTC Init
PCI: 00:04.0 init finished in 0 msecs
PCI: 00:04.1 init
IDE: Primary IDE interface: on
IDE: Secondary IDE interface: on
IDE: Access to legacy IDE ports: on
IDE: Primary IDE interface, drive 0: UDMA/33: on
IDE: Primary IDE interface, drive 1: UDMA/33: on
IDE: Secondary IDE interface, drive 0: UDMA/33: on
IDE: Secondary IDE interface, drive 1: UDMA/33: on
PCI: 00:04.1 init finished in 26 msecs
PCI: 00:04.2 init
PCI: 00:04.2 init finished in 0 msecs
PCI: 00:0b.0 init
PCI: 00:0b.0 init finished in 0 msecs
PCI: 01:00.0 init
PCI: 01:00.0 init finished in 0 msecs
PNP: 03f0.0 init
PNP: 03f0.0 init finished in 0 msecs
PNP: 03f0.1 init
PNP: 03f0.1 init finished in 0 msecs
PNP: 03f0.2 init
PNP: 03f0.2 init finished in 0 msecs
PNP: 03f0.3 init
PNP: 03f0.3 init finished in 0 msecs
PNP: 03f0.5 init
PNP: 03f0.5 init finished in 0 msecs
PNP: 03f0.7 init
PNP: 03f0.7 init finished in 0 msecs
Devices initialized
Show all devs... After init.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
DOMAIN: 0000: enabled 1
APIC: 00: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:01.0: enabled 1
PCI: 00:04.0: enabled 1
PCI: 00:04.1: enabled 1
PCI: 00:04.2: enabled 1
PCI: 00:04.3: enabled 1
PNP: 03f0.0: enabled 1
PNP: 03f0.1: enabled 1
PNP: 03f0.2: enabled 1
PNP: 03f0.3: enabled 1
PNP: 03f0.5: enabled 1
PNP: 03f0.7: enabled 1
PNP: 03f0.8: enabled 1
PNP: 03f0.a: enabled 0
PCI: 00:0b.0: enabled 1
PCI: 01:00.0: enabled 1
CPU: 00: enabled 1
BS: BS_DEV_INIT run times (exec / console): 3 / 386 ms
Finalize devices...
Devices finalized
BS: BS_POST_DEVICE run times (exec / console): 0 / 3 ms
Copying Interrupt Routing Table to 0x000f0000... done.
Copying Interrupt Routing Table to 0x2ffa8000... done.
PIRQ table: 160 bytes.
FMAP: area COREBOOT found @ 200 (261632 bytes)
CBFS: Locating 'fallback/dsdt.aml'
CBFS: Found @ offset 24200 size 19e4
FMAP: area COREBOOT found @ 200 (261632 bytes)
CBFS: Locating 'fallback/slic'
CBFS: 'fallback/slic' not found.
ACPI: Writing ACPI tables at 2ff84000.
ACPI: * FACS
ACPI: * DSDT
ACPI: * FADT
ACPI: added table 1/32, length now 40
ACPI: * SSDT
Found 1 CPU(s).
FMAP: area COREBOOT found @ 200 (261632 bytes)
CBFS: Locating 'pci10de,0322.rom'
CBFS: 'pci10de,0322.rom' not found.
PCI Option ROM loading disabled for PCI: 01:00.0
PCI: 01:00.0: Missing PCI Option ROM
ACPI: added table 2/32, length now 44
ACPI: * MCFG
ACPI: * MADT
current = 2ff85e60
ACPI: * HPET
ACPI: added table 3/32, length now 48
ACPI: done.
ACPI tables: 7840 bytes.
smbios_write_tables: 2ff83000
SMBIOS: Unknown CPU
SMBIOS tables: 343 bytes.
Writing table forward entry at 0x00000500
Wrote coreboot table at: 0x00000500, 0x10 bytes, checksum 3fe4
Writing coreboot table at 0x2ffa9000
0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
1. 0000000000001000-000000000009ffff: RAM
2. 00000000000c0000-000000002ff82fff: RAM
3. 000000002ff83000-000000002ffb1fff: CONFIGURATION TABLES
4. 000000002ffb2000-000000002ffd3fff: RAMSTAGE
5. 000000002ffd4000-000000002fffffff: CONFIGURATION TABLES
6. 00000000ff800000-00000000ffffffff: RESERVED
FMAP: area COREBOOT found @ 200 (261632 bytes)
Wrote coreboot table at: 0x2ffa9000, 0x274 bytes, checksum 2e3f
coreboot table: 652 bytes.
IMD ROOT 0. 0x2ffff000 0x00001000
IMD SMALL 1. 0x2fffe000 0x00001000
CONSOLE 2. 0x2ffde000 0x00020000
TIME STAMP 3. 0x2ffdd000 0x00000910
ROMSTG STCK 4. 0x2ffdc000 0x00001000
AFTER CAR 5. 0x2ffd4000 0x00008000
RAMSTAGE 6. 0x2ffb1000 0x00023000
COREBOOT 7. 0x2ffa9000 0x00008000
IRQ TABLE 8. 0x2ffa8000 0x00001000
ACPI 9. 0x2ff84000 0x00024000
SMBIOS 10. 0x2ff83000 0x00000800
IMD small region:
IMD ROOT 0. 0x2fffec00 0x00000400
FMAP 1. 0x2fffeb40 0x000000b6
Flashrom enabled
BS: BS_WRITE_TABLES run times (exec / console): 9 / 192 ms
FMAP: area COREBOOT found @ 200 (261632 bytes)
CBFS: Locating 'fallback/payload'
CBFS: Found @ offset 283c0 size 10f33
Checking segment from ROM address 0xfffe85f8
Checking segment from ROM address 0xfffe8614
Loading segment from ROM address 0xfffe85f8
code (compression=1)
New segment dstaddr 0x000dfc60 memsize 0x203a0 srcaddr 0xfffe8630 filesize 0x10efb
Loading Segment: addr: 0x000dfc60 memsz: 0x00000000000203a0 filesz: 0x0000000000010efb
using LZMA
[ 0x000dfc60, 00100000, 0x00100000) <- fffe8630
Loading segment from ROM address 0xfffe8614
Entry Point 0x000fd263
Loaded segments
BS: BS_PAYLOAD_LOAD run times (exec / console): 72 / 53 ms
Jumping to boot code at 0x000fd263(0x2ffa9000)
CPU0: stack: 0x2ffca000 - 0x2ffcb000, lowest used address 0x2ffcaafc, stack used: 1284 bytes
SeaBIOS (version rel-1.13.0-0-gf21b5a4)
BUILD: gcc: (coreboot toolchain v547de69de7 2019-10-18) 8.3.0 binutils: (GNU Binutils) 2.33.1
SeaBIOS (version rel-1.13.0-0-gf21b5a4)
BUILD: gcc: (coreboot toolchain v547de69de7 2019-10-18) 8.3.0 binutils: (GNU Binutils) 2.33.1
Found coreboot cbmem console @ 2ffde000
Found mainboard ASUS P3B-F
Relocating init from 0x000e1340 to 0x2ff35d40 (size 53792)
Found CBFS header at 0xfffc0238
multiboot: eax=2ffc8100, ebx=2ffc80c4
Found 8 PCI devices (max PCI bus is 01)
Copying SMBIOS entry point from 0x2ff83000 to 0x000f6280
Copying ACPI RSDP from 0x2ff84000 to 0x000f6250
Copying PIR from 0x2ffa8000 to 0x000f61b0
Using pmtimer, ioport 0xe408
Scan for VGA option rom
Running option rom at c000:0003
Turning on vga text mode console
SeaBIOS (version rel-1.13.0-0-gf21b5a4)
UHCI init on dev 00:04.2 (io=2000)
ATA controller 1 at 1f0/3f4/0 (irq 14 dev 21)
ATA controller 2 at 170/374/0 (irq 15 dev 21)
Found 1 lpt ports
Found 2 serial ports
ata0-0: Maxtor 6E040L0 ATA-7 Hard-Disk (39205 MiBytes)
Searching bootorder for: /pci@i0cf8/*@4,1/drive@0/disk@0
Searching bios-geometry for: /pci@i0cf8/*@4,1/drive@0/disk@0
WARNING - Timeout at ps2_recvbyte:182!
All threads complete.
Scan for option roms
Press ESC for boot menu.
Searching bootorder for: HALT
drive 0x000f6140: PCHS=16383/16/63 translation=lba LCHS=1024/255/63 s=80293248
Space available for UMB: cf800-ed800, f5aa0-f6140
Returned 262144 bytes of ZoneHigh
e820 map has 6 items:
0: 0000000000000000 - 000000000009fc00 = 1 RAM
1: 000000000009fc00 - 00000000000a0000 = 2 RESERVED
2: 00000000000f0000 - 0000000000100000 = 2 RESERVED
3: 0000000000100000 - 000000002ff83000 = 1 RAM
4: 000000002ff83000 - 0000000030000000 = 2 RESERVED
5: 00000000ff800000 - 0000000100000000 = 2 RESERVED
enter handle_19:
NULL
Booting from Hard Disk...
Booting from 0000:7c00
_______________________________________________
coreboot mailing list -- [email protected]
To unsubscribe send an email to [email protected]
