With https://review.coreboot.org/c/coreboot/+/58387 merged, my p2b board hangs at seabios. I've attached serial logs from a rom of this commit and the previous one.
Branden
coreboot-4.15-1377-g7261b5ade5 Sat Feb 5 07:56:48 UTC 2022 bootblock starting (log level: 7)... FMAP: Found "FLASH" version 1.1 at 0x0. FMAP: base = 0xfffc0000 size = 0x40000 #areas = 3 FMAP: area COREBOOT found @ 200 (261632 bytes) CBFS: Found 'fallback/romstage' @0x80 size 0x4480 BS: bootblock times (exec / console): total (unknown) / 27 ms PROG_RUN: Setting MTRR to cache XIP stage. base: 0xfffc0000, size: 0x00008000 coreboot-4.15-1377-g7261b5ade5 Sat Feb 5 07:56:48 UTC 2022 romstage starting (log level: 7)... Romstage stack size limited to 0x1000! SMBus controller enabled CBMEM: IMD: root @ 0x17fff000 254 entries. IMD: root @ 0x17ffec00 62 entries. MTRR Range: Start=17800000 End=18000000 (Size 800000) MTRR Range: Start=fffc0000 End=0 (Size 40000) FMAP: area COREBOOT found @ 200 (261632 bytes) CBFS: Found 'fallback/postcar' @0x1b5c0 size 0x420c Loading module at 0x17fd3000 with entry 0x17fd3031. filesize: 0x3f60 memsize: 0x8250 Processing 155 relocs. Offset value of 0x15fd3000 BS: romstage times (exec / console): total (unknown) / 53 ms coreboot-4.15-1377-g7261b5ade5 Sat Feb 5 07:56:48 UTC 2022 postcar starting (log level: 7)... FMAP: area COREBOOT found @ 200 (261632 bytes) CBFS: Found 'fallback/ramstage' @0xbdc0 size 0xd955 Loading module at 0x17faa000 with entry 0x17faa000. filesize: 0x1c2d8 memsize: 0x27b08 Processing 1890 relocs. Offset value of 0x171aa000 BS: postcar times (exec / console): total (unknown) / 30 ms coreboot-4.15-1377-g7261b5ade5 Sat Feb 5 07:56:48 UTC 2022 ramstage starting (log level: 7)... Enumerating buses... Root Device scanning... CPU_CLUSTER: 0 enabled DOMAIN: 0000 enabled DOMAIN: 0000 scanning... PCI: pci_scan_bus for bus 00 PCI: 00:00.0 [8086/7190] enabled PCI: 00:01.0 [8086/7191] enabled PCI: 00:04.0 [8086/7110] enabled PCI: 00:04.1 [8086/7111] enabled PCI: 00:04.2 [8086/7112] enabled PCI: 00:04.3 [8086/7113] enabled PCI: 00:0c.0 [1106/3106] enabled PCI: 00:01.0 scanning... PCI: pci_scan_bus for bus 01 PCI: 01:00.0 [1002/5960] enabled PCI: 01:00.1 [1002/5940] enabled scan_bus: bus PCI: 00:01.0 finished in 8 msecs PCI: 00:04.0 scanning... PNP: 03f0.0 enabled PNP: 03f0.1 enabled PNP: 03f0.2 enabled PNP: 03f0.3 enabled PNP: 03f0.5 enabled PNP: 03f0.7 enabled PNP: 03f0.8 enabled PNP: 03f0.9 enabled PNP: 03f0.a enabled scan_bus: bus PCI: 00:04.0 finished in 16 msecs PCI: 00:04.3 scanning... scan_bus: bus PCI: 00:04.3 finished in 0 msecs scan_bus: bus DOMAIN: 0000 finished in 67 msecs scan_bus: bus Root Device finished in 78 msecs done BS: BS_DEV_ENUMERATE run times (exec / console): 0 / 87 ms found VGA at PCI: 01:00.0 A bridge on the path doesn't support 16-bit VGA decoding!Setting up VGA for PCI: 01:00.0 Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:01.0 Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000 Setting PCI_BRIDGE_CTL_VGA for bridge Root Device Allocating resources... Reading resources... Setting RAM size to 384 MB PNP: 03f0.8 missing read_resources PNP: 03f0.9 missing read_resources Done reading resources. === Resource allocator: DOMAIN: 0000 - Pass 1 (gathering requirements) === PCI: 00:01.0 io: size: 0 align: 12 gran: 12 limit: ffff PCI: 01:00.0 14 * [0x0 - 0xff] io PCI: 00:01.0 io: size: 1000 align: 12 gran: 12 limit: ffff done PCI: 00:01.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff PCI: 01:00.0 30 * [0x0 - 0x1ffff] mem PCI: 01:00.0 18 * [0x20000 - 0x2ffff] mem PCI: 01:00.1 14 * [0x30000 - 0x3ffff] mem PCI: 00:01.0 mem: size: 100000 align: 20 gran: 20 limit: ffffffff done PCI: 00:01.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffff PCI: 01:00.0 10 * [0x0 - 0x7ffffff] prefmem PCI: 01:00.1 10 * [0x8000000 - 0xfffffff] prefmem PCI: 00:01.0 prefmem: size: 10000000 align: 27 gran: 20 limit: ffffffff done === Resource allocator: DOMAIN: 0000 - Pass 2 (allocating resources) === DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff update_constraints: PCI: 00:04.0 01 base 00000000 limit 00000fff io (fixed) update_constraints: PNP: 03f0.0 60 base 000003f0 limit 000003f7 io (fixed) update_constraints: PNP: 03f0.1 60 base 00000378 limit 0000037f io (fixed) update_constraints: PNP: 03f0.2 60 base 000003f8 limit 000003ff io (fixed) update_constraints: PNP: 03f0.3 60 base 000002f8 limit 000002ff io (fixed) update_constraints: PNP: 03f0.5 60 base 00000060 limit 00000060 io (fixed) update_constraints: PNP: 03f0.5 62 base 00000064 limit 00000064 io (fixed) update_constraints: PNP: 03f0.7 60 base 00000000 limit 00000000 io (fixed) update_constraints: PNP: 03f0.7 62 base 00000000 limit 00000001 io (fixed) update_constraints: PCI: 00:04.3 01 base 0000e400 limit 0000e43f io (fixed) update_constraints: PCI: 00:04.3 02 base 00000f00 limit 00000f0f io (fixed) DOMAIN: 0000: Resource ranges: * Base: 1000, Size: d400, Tag: 100 * Base: e440, Size: 1bc0, Tag: 100 PCI: 00:01.0 1c * [0x1000 - 0x1fff] limit: 1fff io PCI: 00:0c.0 10 * [0x2000 - 0x20ff] limit: 20ff io PCI: 00:04.2 20 * [0x2100 - 0x211f] limit: 211f io PCI: 00:04.1 20 * [0x2120 - 0x212f] limit: 212f io DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff done DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: fffffffff update_constraints: DOMAIN: 0000 0a base 00000000 limit 0009ffff mem (fixed) update_constraints: DOMAIN: 0000 0b base 000c0000 limit 17ffffff mem (fixed) update_constraints: PCI: 00:04.0 02 base ff800000 limit ffffffff mem (fixed) update_constraints: PCI: 00:04.0 03 base fec00000 limit fec00fff mem (fixed) DOMAIN: 0000: Resource ranges: * Base: a0000, Size: 20000, Tag: 200 * Base: 18000000, Size: e6c00000, Tag: 200 * Base: fec01000, Size: bff000, Tag: 200 * Base: 100000000, Size: f00000000, Tag: 100200 PCI: 00:00.0 10 * [0x20000000 - 0x2fffffff] limit: 2fffffff prefmem PCI: 00:01.0 24 * [0x30000000 - 0x3fffffff] limit: 3fffffff prefmem PCI: 00:01.0 20 * [0x18000000 - 0x180fffff] limit: 180fffff mem PCI: 00:0c.0 30 * [0xa0000 - 0xaffff] limit: affff mem PCI: 00:0c.0 14 * [0xb0000 - 0xb00ff] limit: b00ff mem DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: fffffffff done PCI: 00:01.0 io: base: 1000 size: 1000 align: 12 gran: 12 limit: 1fff PCI: 00:01.0: Resource ranges: * Base: 1000, Size: 1000, Tag: 100 PCI: 01:00.0 14 * [0x1000 - 0x10ff] limit: 10ff io PCI: 00:01.0 io: base: 1000 size: 1000 align: 12 gran: 12 limit: 1fff done PCI: 00:01.0 prefmem: base: 30000000 size: 10000000 align: 27 gran: 20 limit: 3fffffff PCI: 00:01.0: Resource ranges: * Base: 30000000, Size: 10000000, Tag: 1200 PCI: 01:00.0 10 * [0x30000000 - 0x37ffffff] limit: 37ffffff prefmem PCI: 01:00.1 10 * [0x38000000 - 0x3fffffff] limit: 3fffffff prefmem PCI: 00:01.0 prefmem: base: 30000000 size: 10000000 align: 27 gran: 20 limit: 3fffffff done PCI: 00:01.0 mem: base: 18000000 size: 100000 align: 20 gran: 20 limit: 180fffff PCI: 00:01.0: Resource ranges: * Base: 18000000, Size: 100000, Tag: 200 PCI: 01:00.0 30 * [0x18000000 - 0x1801ffff] limit: 1801ffff mem PCI: 01:00.0 18 * [0x18020000 - 0x1802ffff] limit: 1802ffff mem PCI: 01:00.1 14 * [0x18030000 - 0x1803ffff] limit: 1803ffff mem PCI: 00:01.0 mem: base: 18000000 size: 100000 align: 20 gran: 20 limit: 180fffff done === Resource allocator: DOMAIN: 0000 - resource allocation complete === PCI: 00:00.0 10 <- [0x0020000000 - 0x002fffffff] size 0x10000000 gran 0x1c prefmem PCI: 00:01.0 1c <- [0x0000001000 - 0x0000001fff] size 0x00001000 gran 0x0c bus 01 io PCI: 00:01.0 24 <- [0x0030000000 - 0x003fffffff] size 0x10000000 gran 0x14 bus 01 prefmem PCI: 00:01.0 20 <- [0x0018000000 - 0x00180fffff] size 0x00100000 gran 0x14 bus 01 mem PCI: 01:00.0 10 <- [0x0030000000 - 0x0037ffffff] size 0x08000000 gran 0x1b prefmem PCI: 01:00.0 14 <- [0x0000001000 - 0x00000010ff] size 0x00000100 gran 0x08 io PCI: 01:00.0 18 <- [0x0018020000 - 0x001802ffff] size 0x00010000 gran 0x10 mem PCI: 01:00.0 30 <- [0x0018000000 - 0x001801ffff] size 0x00020000 gran 0x11 romem PCI: 01:00.1 10 <- [0x0038000000 - 0x003fffffff] size 0x08000000 gran 0x1b prefmem PCI: 01:00.1 14 <- [0x0018030000 - 0x001803ffff] size 0x00010000 gran 0x10 mem PNP: 03f0.0 60 <- [0x00000003f0 - 0x00000003f7] size 0x00000008 gran 0x03 io PNP: 03f0.0 70 <- [0x0000000006 - 0x0000000006] size 0x00000001 gran 0x00 irq PNP: 03f0.0 74 <- [0x0000000002 - 0x0000000002] size 0x00000001 gran 0x00 drq PNP: 03f0.1 60 <- [0x0000000378 - 0x000000037f] size 0x00000008 gran 0x03 io PNP: 03f0.1 70 <- [0x0000000007 - 0x0000000007] size 0x00000001 gran 0x00 irq PNP: 03f0.1 74 <- [0x0000000000 - 0x0000000000] size 0x00000001 gran 0x00 drq PNP: 03f0.2 60 <- [0x00000003f8 - 0x00000003ff] size 0x00000008 gran 0x03 io PNP: 03f0.2 70 <- [0x0000000004 - 0x0000000004] size 0x00000001 gran 0x00 irq PNP: 03f0.3 60 <- [0x00000002f8 - 0x00000002ff] size 0x00000008 gran 0x03 io PNP: 03f0.3 70 <- [0x0000000003 - 0x0000000003] size 0x00000001 gran 0x00 irq PNP: 03f0.5 60 <- [0x0000000060 - 0x0000000060] size 0x00000001 gran 0x00 io PNP: 03f0.5 62 <- [0x0000000064 - 0x0000000064] size 0x00000001 gran 0x00 io PNP: 03f0.5 70 <- [0x0000000001 - 0x0000000001] size 0x00000001 gran 0x00 irq PNP: 03f0.5 72 <- [0x000000000c - 0x000000000c] size 0x00000001 gran 0x00 irq PNP: 03f0.7 60 <- [0x0000000000 - 0x0000000000] size 0x00000001 gran 0x00 io PNP: 03f0.7 62 <- [0x0000000000 - 0x0000000001] size 0x00000002 gran 0x01 io PNP: 03f0.7 70 <- [0x0000000000 - 0x0000000000] size 0x00000001 gran 0x00 irq ERROR: PNP: 03f0.a 70 irq size: 0x0000000001 not assigned in devicetree PCI: 00:04.1 20 <- [0x0000002120 - 0x000000212f] size 0x00000010 gran 0x04 io PCI: 00:04.2 20 <- [0x0000002100 - 0x000000211f] size 0x00000020 gran 0x05 io PCI: 00:0c.0 10 <- [0x0000002000 - 0x00000020ff] size 0x00000100 gran 0x08 io PCI: 00:0c.0 14 <- [0x00000b0000 - 0x00000b00ff] size 0x00000100 gran 0x08 mem PCI: 00:0c.0 30 <- [0x00000a0000 - 0x00000affff] size 0x00010000 gran 0x10 romem Done setting resources. Done allocating resources. BS: BS_DEV_RESOURCES run times (exec / console): 1 / 649 ms Enabling resources... PCI: 00:00.0 cmd <- 06 PCI: 00:01.0 bridge ctrl <- 009b PCI: 00:01.0 cmd <- 07 PCI: 00:04.0 cmd <- 07 PCI: 00:04.1 cmd <- 01 PCI: 00:04.2 cmd <- 01 PCI: 00:04.3 cmd <- 01 PCI: 00:0c.0 cmd <- 83 PCI: 01:00.0 cmd <- 03 PCI: 01:00.1 cmd <- 02 done. BS: BS_DEV_ENABLE run times (exec / console): 1 / 24 ms Initializing devices... CPU_CLUSTER: 0 init Initializing CPU #0 CPU: vendor Intel device 686 CPU: family 06, model 08, stepping 06 MTRR: Physical address space: 0x0000000000000000 - 0x00000000000a0000 size 0x000a0000 type 6 0x00000000000a0000 - 0x00000000000c0000 size 0x00020000 type 0 0x00000000000c0000 - 0x0000000018000000 size 0x17f40000 type 6 0x0000000018000000 - 0x0000000030000000 size 0x18000000 type 0 0x0000000030000000 - 0x0000000038000000 size 0x08000000 type 1 0x0000000038000000 - 0x0000000100000000 size 0xc8000000 type 0 MTRR: Fixed MSR 0x250 0x0606060606060606 MTRR: Fixed MSR 0x258 0x0606060606060606 MTRR: Fixed MSR 0x259 0x0000000000000000 MTRR: Fixed MSR 0x268 0x0606060606060606 MTRR: Fixed MSR 0x269 0x0606060606060606 MTRR: Fixed MSR 0x26a 0x0606060606060606 MTRR: Fixed MSR 0x26b 0x0606060606060606 MTRR: Fixed MSR 0x26c 0x0606060606060606 MTRR: Fixed MSR 0x26d 0x0606060606060606 MTRR: Fixed MSR 0x26e 0x0606060606060606 MTRR: Fixed MSR 0x26f 0x0606060606060606 CPU physical address size: 36 bits MTRR: default type WB/UC MTRR counts: 6/3. MTRR: UC selected as default type. MTRR: 0 base 0x0000000000000000 mask 0x0000000ff0000000 type 6 MTRR: 1 base 0x0000000010000000 mask 0x0000000ff8000000 type 6 MTRR: 2 base 0x0000000030000000 mask 0x0000000ff8000000 type 1 MTRR check Fixed MTRRs : Enabled Variable MTRRs: Enabled FMAP: area COREBOOT found @ 200 (261632 bytes) CBFS: Found 'cpu_microcode_blob.bin' @0x4580 size 0x7800 microcode: sig=0x686 pf=0x10 revision=0x0 microcode: updated to revision 0x8 date=2000-05-05 CPU #0 initialized CPU_CLUSTER: 0 init finished in 138 msecs PCI: 00:00.0 init PCI: 00:00.0 init finished in 0 msecs PCI: 00:04.0 init RTC Init PCI: 00:04.0 init finished in 0 msecs PCI: 00:04.1 init IDE: Primary IDE interface: on IDE: Secondary IDE interface: on IDE: Access to legacy IDE ports: on IDE: Primary IDE interface, drive 0: UDMA/33: on IDE: Primary IDE interface, drive 1: UDMA/33: on IDE: Secondary IDE interface, drive 0: UDMA/33: on IDE: Secondary IDE interface, drive 1: UDMA/33: on PCI: 00:04.1 init finished in 26 msecs PCI: 00:04.2 init PCI: 00:04.2 init finished in 0 msecs PCI: 00:0c.0 init PCI: 00:0c.0 init finished in 0 msecs PCI: 01:00.0 init CBFS: 'pci1002,5960.rom' not found. PCI Option ROM loading disabled for PCI: 01:00.0 PCI: 01:00.0 init finished in 8 msecs PCI: 01:00.1 init PCI: 01:00.1 init finished in 0 msecs PNP: 03f0.0 init PNP: 03f0.0 init finished in 0 msecs PNP: 03f0.1 init PNP: 03f0.1 init finished in 0 msecs PNP: 03f0.2 init PNP: 03f0.2 init finished in 0 msecs PNP: 03f0.3 init PNP: 03f0.3 init finished in 0 msecs PNP: 03f0.5 init PNP: 03f0.5 init finished in 0 msecs PNP: 03f0.7 init PNP: 03f0.7 init finished in 0 msecs PNP: 03f0.a init PNP: 03f0.a init finished in 0 msecs Devices initialized BS: BS_DEV_INIT run times (exec / console): 4 / 250 ms Finalize devices... Devices finalized BS: BS_POST_DEVICE run times (exec / console): 0 / 3 ms Copying Interrupt Routing Table to 0x000f0000... done. Copying Interrupt Routing Table to 0x17fa0000... done. PIRQ table: 128 bytes. CBFS: Found 'fallback/dsdt.aml' @0x19d00 size 0x158a CBFS: 'fallback/slic' not found. ACPI: Writing ACPI tables at 17f7c000. ACPI: * FACS ACPI: * DSDT ACPI: * FADT ACPI: added table 1/32, length now 40 ACPI: * SSDT Found 1 CPU(s). CBFS: 'pci1002,5960.rom' not found. PCI Option ROM loading disabled for PCI: 01:00.0 PCI: 01:00.0: Missing PCI Option ROM CBFS: 'pci1002,5940.rom' not found. PCI Option ROM loading disabled for PCI: 01:00.1 PCI: 01:00.1: Missing PCI Option ROM ACPI: added table 2/32, length now 44 ACPI: * MCFG ACPI: * MADT current = 17f7d9c0 ACPI: * HPET ACPI: added table 3/32, length now 48 CBFS: 'pci1002,5960.rom' not found. PCI Option ROM loading disabled for PCI: 01:00.0 pci_rom_acpi_fill_vfct failed ACPI: done. ACPI tables: 6656 bytes. smbios_write_tables: 17f7b000 SMBIOS firmware version is set to coreboot_version: '4.15-1377-g7261b5ade5' SMBIOS: Unknown CPU or CPU doesn't support Deterministic Cache CPUID leaf SMBIOS tables: 359 bytes. Writing table forward entry at 0x00000500 Wrote coreboot table at: 0x00000500, 0x10 bytes, checksum d7e4 Writing coreboot table at 0x17fa1000 0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES 1. 0000000000001000-000000000009ffff: RAM 2. 00000000000c0000-0000000017f7afff: RAM 3. 0000000017f7b000-0000000017fa9fff: CONFIGURATION TABLES 4. 0000000017faa000-0000000017fd1fff: RAMSTAGE 5. 0000000017fd2000-0000000017ffffff: CONFIGURATION TABLES 6. 00000000fec00000-00000000fec00fff: RESERVED 7. 00000000ff800000-00000000ffffffff: RESERVED Wrote coreboot table at: 0x17fa1000, 0x2a4 bytes, checksum d593 coreboot table: 700 bytes. IMD ROOT 0. 0x17fff000 0x00001000 IMD SMALL 1. 0x17ffe000 0x00001000 CONSOLE 2. 0x17fde000 0x00020000 TIME STAMP 3. 0x17fdd000 0x00000910 ROMSTG STCK 4. 0x17fdc000 0x00001000 AFTER CAR 5. 0x17fd2000 0x0000a000 RAMSTAGE 6. 0x17fa9000 0x00029000 COREBOOT 7. 0x17fa1000 0x00008000 IRQ TABLE 8. 0x17fa0000 0x00001000 ACPI 9. 0x17f7c000 0x00024000 SMBIOS 10. 0x17f7b000 0x00001000 IMD small region: IMD ROOT 0. 0x17ffec00 0x00000400 FMAP 1. 0x17ffeb40 0x000000b6 BS: BS_WRITE_TABLES run times (exec / console): 8 / 203 ms CBFS: Found 'fallback/payload' @0x1f840 size 0x1275f Checking segment from ROM address 0xfffdfa6c Checking segment from ROM address 0xfffdfa88 Loading segment from ROM address 0xfffdfa6c code (compression=1) New segment dstaddr 0x000dc160 memsize 0x23ea0 srcaddr 0xfffdfaa4 filesize 0x12727 Loading Segment: addr: 0x000dc160 memsz: 0x0000000000023ea0 filesz: 0x0000000000012727 using LZMA Loading segment from ROM address 0xfffdfa88 Entry Point 0x000fcb0a BS: BS_PAYLOAD_LOAD run times (exec / console): 99 / 41 ms Jumping to boot code at 0x000fcb0a(0x17fa1000) SeaBIOS (version rel-1.14.0-0-g155821a) BUILD: gcc: (coreboot toolchain v2021-09-23_b0d87f753c) 11.2.0 binutils: (GNU Binutils) 2.37 Attempting to find coreboot table Found coreboot table forwarder. Now attempting to find coreboot memory map Add to e820 map: 00000000 00001000 2 Add to e820 map: 00001000 0009f000 1 Add to e820 map: 000c0000 17ebb000 1 Add to e820 map: 17f7b000 00085000 2 Add to e820 map: fec00000 00001000 2 Add to e820 map: ff800000 00800000 2 Add to e820 map: 00000000 00004000 1 SeaBIOS (version rel-1.14.0-0-g155821a) BUILD: gcc: (coreboot toolchain v2021-09-23_b0d87f753c) 11.2.0 binutils: (GNU Binutils) 2.37 Found coreboot cbmem console @ 17fde000 Found mainboard ASUS P2B malloc preinit Add to e820 map: 000a0000 00050000 -1 Add to e820 map: 000f0000 00010000 2 Add to e820 map: 17f3b000 00040000 2 phys_alloc zone=0x000eb820 size=56800 align=20 ret=17f2d180 (detail=0x17f2d150) Relocating init from 0x000ddb20 to 0x17f2d180 (size 56800) malloc init Found CBFS header at 0xfffc022c phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2d050 (detail=0x17f2d020) Add romfile: cbfs master header (size=32) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2cf80 (detail=0x17f2cf50) Add romfile: fallback/romstage (size=17536) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2ceb0 (detail=0x17f2ce80) Add romfile: cpu_microcode_blob.bin (size=30720) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2cde0 (detail=0x17f2cdb0) Add romfile: fallback/ramstage (size=55637) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2cd10 (detail=0x17f2cce0) Add romfile: config (size=455) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2cc40 (detail=0x17f2cc10) Add romfile: revision (size=717) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2cb70 (detail=0x17f2cb40) Add romfile: build_info (size=90) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2caa0 (detail=0x17f2ca70) Add romfile: fallback/dsdt.aml (size=5514) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2c9d0 (detail=0x17f2c9a0) Add romfile: cmos_layout.bin (size=704) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2c900 (detail=0x17f2c8d0) Add romfile: fallback/postcar (size=16908) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2c830 (detail=0x17f2c800) Add romfile: fallback/payload (size=75615) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2c760 (detail=0x17f2c730) Add romfile: payload_config (size=1621) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2c690 (detail=0x17f2c660) Add romfile: payload_revision (size=236) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2c5c0 (detail=0x17f2c590) Add romfile: (size=43684) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2c4f0 (detail=0x17f2c4c0) Add romfile: bootblock (size=11072) multiboot: eax=17fc5d18, ebx=17fc5ce4 init ivt init bda Add to e820 map: 0009fc00 00000400 2 init bios32 init PMM init PNPBIOS table init keyboard init mouse init pic math cp init PCI probe phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c4a0 (detail=0x17f2c470) PCI device 00:00.0 (vd=8086:7190 c=0600) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c450 (detail=0x17f2c420) PCI device 00:01.0 (vd=8086:7191 c=0604) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c400 (detail=0x17f2c3d0) PCI device 00:04.0 (vd=8086:7110 c=0601) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c3b0 (detail=0x17f2c380) PCI device 00:04.1 (vd=8086:7111 c=0101) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c360 (detail=0x17f2c330) PCI device 00:04.2 (vd=8086:7112 c=0c03) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c310 (detail=0x17f2c2e0) PCI device 00:04.3 (vd=8086:7113 c=0680) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c2c0 (detail=0x17f2c290) PCI device 00:0c.0 (vd=1106:3106 c=0200) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c270 (detail=0x17f2c240) PCI device 01:00.0 (vd=1002:5960 c=0300) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c220 (detail=0x17f2c1f0) PCI device 01:00.1 (vd=1002:5940 c=0380) Found 9 PCI devices (max PCI bus is 01) Relocating coreboot bios tables phys_alloc zone=0x17f3ae88 size=31 align=10 ret=f5200 (detail=0x17f2c1c0) Copying SMBIOS entry point from 0x17f7b000 to 0x000f5200 phys_alloc zone=0x17f3ae88 size=36 align=10 ret=f51d0 (detail=0x17f2c190) Copying ACPI RSDP from 0x17f7c000 to 0x000f51d0 phys_alloc zone=0x17f3ae88 size=128 align=10 ret=f5150 (detail=0x17f2c160) Copying PIR from 0x17fa0000 to 0x000f5150 rsdp=0x000f51d0 rsdt=0x17f7c030 xsdt=0x17f7c0e0 table(50434146)=0x17f7d810 (via xsdt) pm_tmr_blk=e408 Using pmtimer, ioport 0xe408 init timer rsdp=0x000f51d0 rsdt=0x17f7c030 xsdt=0x17f7c0e0 no table 324d5054 found rsdp=0x000f51d0 rsdt=0x17f7c030 xsdt=0x17f7c0e0 no table 41504354 found Scan for VGA option rom Attempting to init PCI bdf 01:00.0 (vd 1002:5960) Attempting to map option rom on dev 01:00.0 Option rom sizing returned 18000000 fffe0000 Inspecting possible rom at 0x18000000 (vd=1002:5960 bdf=01:00.0) Copying option rom (size 53248) from 0x18000000 to 0x000c0000 Checking rom 0x000c0000 (sig aa55 size 104) Running option rom at c000:0003 unimplemented handle_15XX:330: a=00034e08 b=0000c405 c=00000003 d=0000102a ds=c000 es=f000 ss=dc00 si=00005cf5 di=00005620 bp=00000000 sp=0000f8ce cs=c000 ip=c53a f=0246 Turning on vga text mode console SeaBIOS (version rel-1.14.0-0-g155821a) init usb phys_alloc zone=0x17f3ae80 size=28 align=10 ret=17f2c140 (detail=0x17f2c110) UHCI init on dev 00:04.2 (io=2100) phys_alloc zone=0x17f3ae80 size=4096 align=1000 ret=17f2b000 (detail=0x17f2c0e0) /17f2b000\ Start thread |17f2b000| phys_alloc zone=0x17f3ae8c size=16 align=10 ret=17f7aff0 (detail=0x17f2c0b0) |17f2b000| phys_alloc zone=0x17f3ae8c size=4096 align=1000 ret=17f79000 (detail=0x17f2c080) |17f2b000| phys_alloc zone=0x17f3ae8c size=28 align=10 ret=17f7afd0 (detail=0x17f2c050) |17f2b000| phys_alloc zone=0x17f3ae8c size=28 align=10 ret=17f7afb0 (detail=0x17f2c020) |17f2b000| phys_alloc zone=0x17f3ae80 size=28 align=10 ret=17f2c000 (detail=0x17f2afd0) |17f2b000| phys_alloc zone=0x17f3ae80 size=4096 align=1000 ret=17f29000 (detail=0x17f2afa0) /17f29000\ Start thread init ps2port phys_alloc zone=0x17f3ae80 size=4096 align=1000 ret=17f28000 (detail=0x17f2af70) /17f28000\ Start thread |17f28000| i8042_flush |17f28000| i8042_command cmd=ad |17f28000| i8042_wait_write |17f28000| i8042_command cmd=a7 |17f28000| i8042_wait_write |17f28000| i8042_flush |17f28000| i8042_command cmd=1aa |17f28000| i8042_wait_write |17f28000| i8042_wait_read |17f28000| i8042 param=55 |17f28000| i8042_command cmd=1ab |17f28000| i8042_wait_write |17f28000| i8042_wait_read |17f28000| i8042 param=0 |17f28000| ps2_command aux=0 cmd=1ff |17f28000| i8042 ctr old=30 new=30 |17f28000| i8042_command cmd=1060 |17f28000| i8042_wait_write |17f28000| i8042_wait_write |17f2b000| phys_alloc zone=0x17f3ae80 size=28 align=10 ret=17f2af50 (detail=0x17f2af20) |17f2b000| phys_alloc zone=0x17f3ae80 size=4096 align=1000 ret=17f27000 (detail=0x17f2aef0) /17f27000\ Start thread |17f29000| phys_free 17f2c000 (detail=0x17f2afd0) \17f29000/ End thread phys_free 17f29000 (detail=0x17f2afa0) init floppy drives init hard drives phys_alloc zone=0x17f3ae88 size=20 align=10 ret=f5130 (detail=0x17f2afd0) ATA controller 1 at 1f0/3f4/0 (irq 14 dev 21) phys_alloc zone=0x17f3ae80 size=4096 align=1000 ret=17f29000 (detail=0x17f2afa0) /17f29000\ Start thread |17f28000| i8042_command cmd=1060 |17f28000| i8042_wait_write |17f28000| i8042_wait_write |17f28000| ps2_sendbyte aux=0 cmd=ff |17f28000| i8042_kbd_write c=255 |17f28000| i8042_wait_write |17f27000| set_address 0x17f2c140 phys_alloc zone=0x17f3ae88 size=20 align=10 ret=f5110 (detail=0x17f2aec0) ATA controller 2 at 170/374/0 (irq 15 dev 21) phys_alloc zone=0x17f3ae80 size=4096 align=1000 ret=17f26000 (detail=0x17f2ae90) /17f26000\ Start thread |17f26000| powerup iobase=170 st=0 |17f26000| powerup iobase=170 st=0 |17f26000| ata_detect ata1-0: sc=0 sn=0 dh=a0 |17f26000| powerup iobase=170 st=0 |17f26000| powerup iobase=170 st=0 |17f26000| ata_detect ata1-1: sc=1 sn=1 dh=b0 \17f26000/ End thread phys_free 17f26000 (detail=0x17f2ae90) |17f27000| uhci_alloc_async_pipe 0x17f2c140 0 |17f27000| phys_alloc zone=0x17f3ae80 size=28 align=10 ret=17f2c000 (detail=0x17f2ae90) |17f27000| uhci_send_pipe qh=0x17f2c000 dir=0 data=0x00000000 size=0 init ahci Searching bootorder for: HALT init megasas init nvme init lpt Found 1 lpt ports init serial Found 2 serial ports |17f27000| uhci_alloc_async_pipe 0x17f2c140 0 |17f27000| config_usb: 0x17f2c00c |17f27000| uhci_send_pipe qh=0x17f2c000 dir=128 data=0x17f27f8a size=8 |17f28000| ps2 read fe |17f28000| Got ps2 nak (status=51) |17f28000| i8042_command cmd=1060 |17f28000| i8042_wait_write |17f28000| i8042_wait_write |17f28000| ps2 command 1ff failed (aux=0) \17f28000/ End thread phys_free 17f28000 (detail=0x17f2af70) |17f27000| device rev=0110 cls=00 sub=00 proto=00 size=8 |17f27000| uhci_alloc_async_pipe 0x17f2c140 0 |17f27000| uhci_send_pipe qh=0x17f2c000 dir=128 data=0x17f27fb0 size=9 |17f27000| phys_alloc zone=0x17f3ae80 size=59 align=10 ret=17f2ae50 (detail=0x17f2af70) |17f27000| uhci_send_pipe qh=0x17f2c000 dir=128 data=0x17f2ae50 size=59 |17f27000| uhci_send_pipe qh=0x17f2c000 dir=0 data=0x00000000 size=0 |17f27000| usb_hid_setup 0x17f2c00c |17f27000| uhci_send_pipe qh=0x17f2c000 dir=0 data=0x00000000 size=0 |17f27000| uhci_send_pipe qh=0x17f2c000 dir=0 data=0x00000000 size=0 |17f27000| uhci_alloc_intr_pipe 0x17f2c140 3 |17f27000| phys_alloc zone=0x17f3ae90 size=28 align=10 ret=eb020 (detail=0x17f2ae20) |17f27000| phys_alloc zone=0x17f3ae90 size=224 align=10 ret=eaf40 (detail=0x17f2adf0) |17f27000| phys_alloc zone=0x17f3ae90 size=112 align=10 ret=eaed0 (detail=0x17f2adc0) |17f27000| USB keyboard initialized |17f27000| phys_free 17f2ae50 (detail=0x17f2af70) |17f27000| phys_free 17f2af50 (detail=0x17f2af20) \17f27000/ End thread phys_free 17f27000 (detail=0x17f2aef0) |17f2b000| uhci_free_pipes 0x17f2c140 |17f2b000| phys_free 17f2c000 (detail=0x17f2ae90) \17f2b000/ End thread phys_free 17f2b000 (detail=0x17f2c0e0) |17f29000| powerup iobase=1f0 st=50 |17f29000| powerup iobase=1f0 st=50 |17f29000| ata_detect ata0-0: sc=55 sn=aa dh=a0 |17f29000| ata_reset drive=0x17f29dc0 |17f29000| ata_reset exit status=50 |17f29000| send_cmd : read error (status=51 err=04) |17f29000| phys_alloc zone=0x17f3ae88 size=44 align=10 ret=f50e0 (detail=0x17f2c0e0) |17f29000| phys_alloc zone=0x17f3ae80 size=80 align=10 ret=17f2bfd0 (detail=0x17f2bfa0) |17f29000| ata0-0: WDC WD400EB-11CPF0 ATA-5 Hard-Disk (38166 MiBytes) |17f29000| Searching bootorder for: /pci@i0cf8/*@4,1/drive@0/disk@0 |17f29000| Searching bios-geometry for: /pci@i0cf8/*@4,1/drive@0/disk@0 |17f29000| phys_alloc zone=0x17f3ae80 size=24 align=10 ret=17f2bf80 (detail=0x17f2bf50) |17f29000| Registering bootable: ata0-0: WDC WD400EB-11CPF0 ATA-5 Hard-Disk (38166 MiBytes) (type:2 prio:103 data:f50e0) |17f29000| ata_detect resetresult=604d \17f29000/ End thread phys_free 17f29000 (detail=0x17f2afa0) All threads complete. Scan for option roms Attempting to init PCI bdf 00:00.0 (vd 8086:7190) Attempting to map option rom on dev 00:00.0 Option rom sizing returned 0 0 Attempting to init PCI bdf 00:01.0 (vd 8086:7191) Attempting to map option rom on dev 00:01.0 Skipping non-normal pci device (type=1) Attempting to init PCI bdf 00:04.0 (vd 8086:7110) Attempting to map option rom on dev 00:04.0 Option rom sizing returned 0 0 Attempting to init PCI bdf 00:04.1 (vd 8086:7111) Attempting to map option rom on dev 00:04.1 Option rom sizing returned 0 0 Attempting to init PCI bdf 00:04.3 (vd 8086:7113) Attempting to map option rom on dev 00:04.3 Option rom sizing returned 0 0 Attempting to init PCI bdf 00:0c.0 (vd 1106:3106) Attempting to map option rom on dev 00:0c.0 Option rom sizing returned a0000 ffff0000 Preset rom address doesn't look valid Press ESC for boot menu. Checking for bootsplash Searching bootorder for: HALT Mapping hd drive 0x000f50e0 to 0 drive 0x000f50e0: PCHS=16383/16/63 translation=lba LCHS=1024/255/63 s=78165360 finalize PMM malloc finalize Add to e820 map: 0009fc00 00000400 2 Space available for UMB: cd000-ea800, f4a20-f50e0 Add to e820 map: 17f3b000 0003e000 1 Returned 253952 bytes of ZoneHigh e820 map has 7 items: 0: 0000000000000000 - 000000000009fc00 = 1 RAM 1: 000000000009fc00 - 00000000000a0000 = 2 RESERVED 2: 00000000000f0000 - 0000000000100000 = 2 RESERVED 3: 0000000000100000 - 0000000017f79000 = 1 RAM 4: 0000000017f79000 - 0000000018000000 = 2 RESERVED 5: 00000000fec00000 - 00000000fec01000 = 2 RESERVED 6: 00000000ff800000 - 0000000100000000 = 2 RESERVED Jump to int19 enter handle_19: NULL Booting from Hard Disk... Booting from 0000:7c00 ata_reset drive=0x000f50e0 ata_reset exit status=50
coreboot-4.15-1378-g9ec7227c9b Sat Feb 5 07:59:04 UTC 2022 bootblock starting (log level: 7)... FMAP: Found "FLASH" version 1.1 at 0x0. FMAP: base = 0xfffc0000 size = 0x40000 #areas = 3 FMAP: area COREBOOT found @ 200 (261632 bytes) CBFS: Found 'fallback/romstage' @0x80 size 0x4480 BS: bootblock times (exec / console): total (unknown) / 27 ms PROG_RUN: Setting MTRR to cache XIP stage. base: 0xfffc0000, size: 0x00008000 coreboot-4.15-1378-g9ec7227c9b Sat Feb 5 07:59:04 UTC 2022 romstage starting (log level: 7)... Romstage stack size limited to 0x1000! SMBus controller enabled CBMEM: IMD: root @ 0x17fff000 254 entries. IMD: root @ 0x17ffec00 62 entries. MTRR Range: Start=17800000 End=18000000 (Size 800000) MTRR Range: Start=fffc0000 End=0 (Size 40000) FMAP: area COREBOOT found @ 200 (261632 bytes) CBFS: Found 'fallback/postcar' @0x1b680 size 0x420c Loading module at 0x17fd3000 with entry 0x17fd3031. filesize: 0x3f60 memsize: 0x8250 Processing 155 relocs. Offset value of 0x15fd3000 BS: romstage times (exec / console): total (unknown) / 53 ms coreboot-4.15-1378-g9ec7227c9b Sat Feb 5 07:59:04 UTC 2022 postcar starting (log level: 7)... FMAP: area COREBOOT found @ 200 (261632 bytes) CBFS: Found 'fallback/ramstage' @0xbdc0 size 0xda0c Loading module at 0x17faa000 with entry 0x17faa000. filesize: 0x1c3d8 memsize: 0x27b08 Processing 1897 relocs. Offset value of 0x171aa000 BS: postcar times (exec / console): total (unknown) / 30 ms coreboot-4.15-1378-g9ec7227c9b Sat Feb 5 07:59:04 UTC 2022 ramstage starting (log level: 7)... Enumerating buses... Root Device scanning... CPU_CLUSTER: 0 enabled DOMAIN: 0000 enabled DOMAIN: 0000 scanning... PCI: pci_scan_bus for bus 00 PCI: 00:00.0 [8086/7190] enabled PCI: 00:01.0 [8086/7191] enabled PCI: 00:04.0 [8086/7110] enabled PCI: 00:04.1 [8086/7111] enabled PCI: 00:04.2 [8086/7112] enabled PCI: 00:04.3 [8086/7113] enabled PCI: 00:0c.0 [1106/3106] enabled PCI: 00:01.0 scanning... PCI: pci_scan_bus for bus 01 PCI: 01:00.0 [1002/5960] enabled PCI: 01:00.1 [1002/5940] enabled scan_bus: bus PCI: 00:01.0 finished in 8 msecs PCI: 00:04.0 scanning... PNP: 03f0.0 enabled PNP: 03f0.1 enabled PNP: 03f0.2 enabled PNP: 03f0.3 enabled PNP: 03f0.5 enabled PNP: 03f0.7 enabled PNP: 03f0.8 enabled PNP: 03f0.9 enabled PNP: 03f0.a enabled scan_bus: bus PCI: 00:04.0 finished in 16 msecs PCI: 00:04.3 scanning... scan_bus: bus PCI: 00:04.3 finished in 0 msecs scan_bus: bus DOMAIN: 0000 finished in 67 msecs scan_bus: bus Root Device finished in 78 msecs done BS: BS_DEV_ENUMERATE run times (exec / console): 0 / 87 ms found VGA at PCI: 01:00.0 A bridge on the path doesn't support 16-bit VGA decoding!Setting up VGA for PCI: 01:00.0 Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:01.0 Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000 Setting PCI_BRIDGE_CTL_VGA for bridge Root Device Allocating resources... Reading resources... Setting RAM size to 384 MB PNP: 03f0.8 missing read_resources PNP: 03f0.9 missing read_resources Done reading resources. === Resource allocator: DOMAIN: 0000 - Pass 1 (gathering requirements) === PCI: 00:01.0 io: size: 0 align: 12 gran: 12 limit: ffff PCI: 01:00.0 14 * [0x0 - 0xff] io PCI: 00:01.0 io: size: 1000 align: 12 gran: 12 limit: ffff done PCI: 00:01.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff PCI: 01:00.0 30 * [0x0 - 0x1ffff] mem PCI: 01:00.0 18 * [0x20000 - 0x2ffff] mem PCI: 01:00.1 14 * [0x30000 - 0x3ffff] mem PCI: 00:01.0 mem: size: 100000 align: 20 gran: 20 limit: ffffffff done PCI: 00:01.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffff PCI: 01:00.0 10 * [0x0 - 0x7ffffff] prefmem PCI: 01:00.1 10 * [0x8000000 - 0xfffffff] prefmem PCI: 00:01.0 prefmem: size: 10000000 align: 27 gran: 20 limit: ffffffff done === Resource allocator: DOMAIN: 0000 - Pass 2 (allocating resources) === DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff update_constraints: PCI: 00:04.0 01 base 00000000 limit 00000fff io (fixed) update_constraints: PNP: 03f0.0 60 base 000003f0 limit 000003f7 io (fixed) update_constraints: PNP: 03f0.1 60 base 00000378 limit 0000037f io (fixed) update_constraints: PNP: 03f0.2 60 base 000003f8 limit 000003ff io (fixed) update_constraints: PNP: 03f0.3 60 base 000002f8 limit 000002ff io (fixed) update_constraints: PNP: 03f0.5 60 base 00000060 limit 00000060 io (fixed) update_constraints: PNP: 03f0.5 62 base 00000064 limit 00000064 io (fixed) update_constraints: PNP: 03f0.7 60 base 00000000 limit 00000000 io (fixed) update_constraints: PNP: 03f0.7 62 base 00000000 limit 00000001 io (fixed) update_constraints: PCI: 00:04.3 01 base 0000e400 limit 0000e43f io (fixed) update_constraints: PCI: 00:04.3 02 base 00000f00 limit 00000f0f io (fixed) DOMAIN: 0000: Resource ranges: * Base: 1000, Size: d400, Tag: 100 * Base: e440, Size: 1bc0, Tag: 100 PCI: 00:01.0 1c * [0x1000 - 0x1fff] limit: 1fff io PCI: 00:0c.0 10 * [0x2000 - 0x20ff] limit: 20ff io PCI: 00:04.2 20 * [0x2100 - 0x211f] limit: 211f io PCI: 00:04.1 20 * [0x2120 - 0x212f] limit: 212f io DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff done DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: fffffffff update_constraints: DOMAIN: 0000 0a base 00000000 limit 0009ffff mem (fixed) update_constraints: DOMAIN: 0000 0b base 000c0000 limit 17ffffff mem (fixed) update_constraints: PCI: 00:04.0 02 base ff800000 limit ffffffff mem (fixed) update_constraints: PCI: 00:04.0 03 base fec00000 limit fec00fff mem (fixed) DOMAIN: 0000: Resource ranges: * Base: a0000, Size: 20000, Tag: 200 * Base: 18000000, Size: e6c00000, Tag: 200 * Base: fec01000, Size: bff000, Tag: 200 * Base: 100000000, Size: f00000000, Tag: 100200 PCI: 00:00.0 10 * [0x20000000 - 0x2fffffff] limit: 2fffffff prefmem PCI: 00:01.0 24 * [0x30000000 - 0x3fffffff] limit: 3fffffff prefmem PCI: 00:01.0 20 * [0x18000000 - 0x180fffff] limit: 180fffff mem PCI: 00:0c.0 30 * [0xa0000 - 0xaffff] limit: affff mem PCI: 00:0c.0 14 * [0xb0000 - 0xb00ff] limit: b00ff mem DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: fffffffff done PCI: 00:01.0 io: base: 1000 size: 1000 align: 12 gran: 12 limit: 1fff PCI: 00:01.0: Resource ranges: * Base: 1000, Size: 1000, Tag: 100 PCI: 01:00.0 14 * [0x1000 - 0x10ff] limit: 10ff io PCI: 00:01.0 io: base: 1000 size: 1000 align: 12 gran: 12 limit: 1fff done PCI: 00:01.0 prefmem: base: 30000000 size: 10000000 align: 27 gran: 20 limit: 3fffffff PCI: 00:01.0: Resource ranges: * Base: 30000000, Size: 10000000, Tag: 1200 PCI: 01:00.0 10 * [0x30000000 - 0x37ffffff] limit: 37ffffff prefmem PCI: 01:00.1 10 * [0x38000000 - 0x3fffffff] limit: 3fffffff prefmem PCI: 00:01.0 prefmem: base: 30000000 size: 10000000 align: 27 gran: 20 limit: 3fffffff done PCI: 00:01.0 mem: base: 18000000 size: 100000 align: 20 gran: 20 limit: 180fffff PCI: 00:01.0: Resource ranges: * Base: 18000000, Size: 100000, Tag: 200 PCI: 01:00.0 30 * [0x18000000 - 0x1801ffff] limit: 1801ffff mem PCI: 01:00.0 18 * [0x18020000 - 0x1802ffff] limit: 1802ffff mem PCI: 01:00.1 14 * [0x18030000 - 0x1803ffff] limit: 1803ffff mem PCI: 00:01.0 mem: base: 18000000 size: 100000 align: 20 gran: 20 limit: 180fffff done === Resource allocator: DOMAIN: 0000 - resource allocation complete === PCI: 00:00.0 10 <- [0x0020000000 - 0x002fffffff] size 0x10000000 gran 0x1c prefmem PCI: 00:01.0 1c <- [0x0000001000 - 0x0000001fff] size 0x00001000 gran 0x0c bus 01 io PCI: 00:01.0 24 <- [0x0030000000 - 0x003fffffff] size 0x10000000 gran 0x14 bus 01 prefmem PCI: 00:01.0 20 <- [0x0018000000 - 0x00180fffff] size 0x00100000 gran 0x14 bus 01 mem PCI: 01:00.0 10 <- [0x0030000000 - 0x0037ffffff] size 0x08000000 gran 0x1b prefmem PCI: 01:00.0 14 <- [0x0000001000 - 0x00000010ff] size 0x00000100 gran 0x08 io PCI: 01:00.0 18 <- [0x0018020000 - 0x001802ffff] size 0x00010000 gran 0x10 mem PCI: 01:00.0 30 <- [0x0018000000 - 0x001801ffff] size 0x00020000 gran 0x11 romem PCI: 01:00.1 10 <- [0x0038000000 - 0x003fffffff] size 0x08000000 gran 0x1b prefmem PCI: 01:00.1 14 <- [0x0018030000 - 0x001803ffff] size 0x00010000 gran 0x10 mem PNP: 03f0.0 60 <- [0x00000003f0 - 0x00000003f7] size 0x00000008 gran 0x03 io PNP: 03f0.0 70 <- [0x0000000006 - 0x0000000006] size 0x00000001 gran 0x00 irq PNP: 03f0.0 74 <- [0x0000000002 - 0x0000000002] size 0x00000001 gran 0x00 drq PNP: 03f0.1 60 <- [0x0000000378 - 0x000000037f] size 0x00000008 gran 0x03 io PNP: 03f0.1 70 <- [0x0000000007 - 0x0000000007] size 0x00000001 gran 0x00 irq PNP: 03f0.1 74 <- [0x0000000000 - 0x0000000000] size 0x00000001 gran 0x00 drq PNP: 03f0.2 60 <- [0x00000003f8 - 0x00000003ff] size 0x00000008 gran 0x03 io PNP: 03f0.2 70 <- [0x0000000004 - 0x0000000004] size 0x00000001 gran 0x00 irq PNP: 03f0.3 60 <- [0x00000002f8 - 0x00000002ff] size 0x00000008 gran 0x03 io PNP: 03f0.3 70 <- [0x0000000003 - 0x0000000003] size 0x00000001 gran 0x00 irq PNP: 03f0.5 60 <- [0x0000000060 - 0x0000000060] size 0x00000001 gran 0x00 io PNP: 03f0.5 62 <- [0x0000000064 - 0x0000000064] size 0x00000001 gran 0x00 io PNP: 03f0.5 70 <- [0x0000000001 - 0x0000000001] size 0x00000001 gran 0x00 irq PNP: 03f0.5 72 <- [0x000000000c - 0x000000000c] size 0x00000001 gran 0x00 irq PNP: 03f0.7 60 <- [0x0000000000 - 0x0000000000] size 0x00000001 gran 0x00 io PNP: 03f0.7 62 <- [0x0000000000 - 0x0000000001] size 0x00000002 gran 0x01 io PNP: 03f0.7 70 <- [0x0000000000 - 0x0000000000] size 0x00000001 gran 0x00 irq ERROR: PNP: 03f0.a 70 irq size: 0x0000000001 not assigned in devicetree PCI: 00:04.1 20 <- [0x0000002120 - 0x000000212f] size 0x00000010 gran 0x04 io PCI: 00:04.2 20 <- [0x0000002100 - 0x000000211f] size 0x00000020 gran 0x05 io PCI: 00:0c.0 10 <- [0x0000002000 - 0x00000020ff] size 0x00000100 gran 0x08 io PCI: 00:0c.0 14 <- [0x00000b0000 - 0x00000b00ff] size 0x00000100 gran 0x08 mem PCI: 00:0c.0 30 <- [0x00000a0000 - 0x00000affff] size 0x00010000 gran 0x10 romem Done setting resources. Done allocating resources. BS: BS_DEV_RESOURCES run times (exec / console): 1 / 649 ms Enabling resources... PCI: 00:00.0 cmd <- 06 PCI: 00:01.0 bridge ctrl <- 009b PCI: 00:01.0 cmd <- 07 PCI: 00:04.0 cmd <- 07 PCI: 00:04.1 cmd <- 01 PCI: 00:04.2 cmd <- 01 PCI: 00:04.3 cmd <- 01 PCI: 00:0c.0 cmd <- 83 PCI: 01:00.0 cmd <- 03 PCI: 01:00.1 cmd <- 02 done. BS: BS_DEV_ENABLE run times (exec / console): 1 / 24 ms Initializing devices... CPU_CLUSTER: 0 init Initializing CPU #0 CPU: vendor Intel device 686 CPU: family 06, model 08, stepping 06 MTRR: Physical address space: 0x0000000000000000 - 0x00000000000a0000 size 0x000a0000 type 6 0x00000000000a0000 - 0x00000000000c0000 size 0x00020000 type 0 0x00000000000c0000 - 0x0000000018000000 size 0x17f40000 type 6 0x0000000018000000 - 0x0000000030000000 size 0x18000000 type 0 0x0000000030000000 - 0x0000000038000000 size 0x08000000 type 1 0x0000000038000000 - 0x0000000100000000 size 0xc8000000 type 0 MTRR: Fixed MSR 0x250 0x0606060606060606 MTRR: Fixed MSR 0x258 0x0606060606060606 MTRR: Fixed MSR 0x259 0x0000000000000000 MTRR: Fixed MSR 0x268 0x0606060606060606 MTRR: Fixed MSR 0x269 0x0606060606060606 MTRR: Fixed MSR 0x26a 0x0606060606060606 MTRR: Fixed MSR 0x26b 0x0606060606060606 MTRR: Fixed MSR 0x26c 0x0606060606060606 MTRR: Fixed MSR 0x26d 0x0606060606060606 MTRR: Fixed MSR 0x26e 0x0606060606060606 MTRR: Fixed MSR 0x26f 0x0606060606060606 CPU physical address size: 36 bits MTRR: default type WB/UC MTRR counts: 6/3. MTRR: UC selected as default type. MTRR: 0 base 0x0000000000000000 mask 0x0000000ff0000000 type 6 MTRR: 1 base 0x0000000010000000 mask 0x0000000ff8000000 type 6 MTRR: 2 base 0x0000000030000000 mask 0x0000000ff8000000 type 1 MTRR check Fixed MTRRs : Enabled Variable MTRRs: Enabled FMAP: area COREBOOT found @ 200 (261632 bytes) CBFS: Found 'cpu_microcode_blob.bin' @0x4580 size 0x7800 microcode: sig=0x686 pf=0x10 revision=0x0 microcode: updated to revision 0x8 date=2000-05-05 CPU #0 initialized CPU_CLUSTER: 0 init finished in 138 msecs PCI: 00:00.0 init PCI: 00:00.0 init finished in 0 msecs PCI: 00:04.0 init RTC Init PCI: 00:04.0 init finished in 0 msecs PCI: 00:04.1 init IDE: Primary IDE interface: on IDE: Secondary IDE interface: on IDE: Access to legacy IDE ports: on IDE: Primary IDE interface, drive 0: UDMA/33: on IDE: Primary IDE interface, drive 1: UDMA/33: on IDE: Secondary IDE interface, drive 0: UDMA/33: on IDE: Secondary IDE interface, drive 1: UDMA/33: on PCI: 00:04.1 init finished in 26 msecs PCI: 00:04.2 init PCI: 00:04.2 init finished in 0 msecs PCI: 00:0c.0 init PCI: 00:0c.0 init finished in 0 msecs PCI: 01:00.0 init CBFS: 'pci1002,5960.rom' not found. PCI Option ROM loading disabled for PCI: 01:00.0 PCI: 01:00.0 init finished in 8 msecs PCI: 01:00.1 init PCI: 01:00.1 init finished in 0 msecs PNP: 03f0.0 init PNP: 03f0.0 init finished in 0 msecs PNP: 03f0.1 init PNP: 03f0.1 init finished in 0 msecs PNP: 03f0.2 init PNP: 03f0.2 init finished in 0 msecs PNP: 03f0.3 init PNP: 03f0.3 init finished in 0 msecs PNP: 03f0.5 init PNP: 03f0.5 init finished in 0 msecs PNP: 03f0.7 init PNP: 03f0.7 init finished in 0 msecs PNP: 03f0.a init PNP: 03f0.a init finished in 0 msecs Devices initialized BS: BS_DEV_INIT run times (exec / console): 4 / 250 ms Finalize devices... Devices finalized BS: BS_POST_DEVICE run times (exec / console): 0 / 3 ms Copying Interrupt Routing Table to 0x000f0000... done. Copying Interrupt Routing Table to 0x17fa0000... done. PIRQ table: 128 bytes. CBFS: Found 'fallback/dsdt.aml' @0x19dc0 size 0x158a CBFS: 'fallback/slic' not found. ACPI: Writing ACPI tables at 17f7c000. ACPI: * FACS ACPI: * DSDT ACPI: * FADT ACPI: added table 1/32, length now 40 ACPI: * SSDT Found 1 CPU(s). CBFS: 'pci1002,5960.rom' not found. PCI Option ROM loading disabled for PCI: 01:00.0 PCI: 01:00.0: Missing PCI Option ROM CBFS: 'pci1002,5940.rom' not found. PCI Option ROM loading disabled for PCI: 01:00.1 PCI: 01:00.1: Missing PCI Option ROM ACPI: added table 2/32, length now 44 ACPI: * MCFG ACPI: * MADT current = 17f7d9c0 ACPI: * HPET ACPI: added table 3/32, length now 48 CBFS: 'pci1002,5960.rom' not found. PCI Option ROM loading disabled for PCI: 01:00.0 pci_rom_acpi_fill_vfct failed ACPI: done. ACPI tables: 6656 bytes. smbios_write_tables: 17f7b000 SMBIOS firmware version is set to coreboot_version: '4.15-1378-g9ec7227c9b' SMBIOS: Unknown CPU or CPU doesn't support Deterministic Cache CPUID leaf SMBIOS tables: 359 bytes. Writing table forward entry at 0x00000500 Wrote coreboot table at: 0x00000500, 0x10 bytes, checksum d7e4 Writing coreboot table at 0x17fa1000 0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES 1. 0000000000001000-000000000009ffff: RAM 2. 00000000000c0000-0000000017f7afff: RAM 3. 0000000017f7b000-0000000017fa9fff: CONFIGURATION TABLES 4. 0000000017faa000-0000000017fd1fff: RAMSTAGE 5. 0000000017fd2000-0000000017ffffff: CONFIGURATION TABLES 6. 00000000fec00000-00000000fec00fff: RESERVED 7. 00000000ff800000-00000000ffffffff: RESERVED Wrote coreboot table at: 0x17fa1000, 0x2a4 bytes, checksum 30a6 coreboot table: 700 bytes. IMD ROOT 0. 0x17fff000 0x00001000 IMD SMALL 1. 0x17ffe000 0x00001000 CONSOLE 2. 0x17fde000 0x00020000 TIME STAMP 3. 0x17fdd000 0x00000910 ROMSTG STCK 4. 0x17fdc000 0x00001000 AFTER CAR 5. 0x17fd2000 0x0000a000 RAMSTAGE 6. 0x17fa9000 0x00029000 COREBOOT 7. 0x17fa1000 0x00008000 IRQ TABLE 8. 0x17fa0000 0x00001000 ACPI 9. 0x17f7c000 0x00024000 SMBIOS 10. 0x17f7b000 0x00001000 IMD small region: IMD ROOT 0. 0x17ffec00 0x00000400 FMAP 1. 0x17ffeb40 0x000000b6 BS: BS_WRITE_TABLES run times (exec / console): 8 / 203 ms CBFS: Found 'fallback/payload' @0x1f900 size 0x1275f Checking segment from ROM address 0xfffdfb2c Checking segment from ROM address 0xfffdfb48 Loading segment from ROM address 0xfffdfb2c code (compression=1) New segment dstaddr 0x000dc160 memsize 0x23ea0 srcaddr 0xfffdfb64 filesize 0x12727 Loading Segment: addr: 0x000dc160 memsz: 0x0000000000023ea0 filesz: 0x0000000000012727 using LZMA Loading segment from ROM address 0xfffdfb48 Entry Point 0x000fcb0a BS: BS_PAYLOAD_LOAD run times (exec / console): 99 / 41 ms Jumping to boot code at 0x000fcb0a(0x17fa1000) SeaBIOS (version rel-1.14.0-0-g155821a) BUILD: gcc: (coreboot toolchain v2021-09-23_b0d87f753c) 11.2.0 binutils: (GNU Binutils) 2.37 Attempting to find coreboot table Found coreboot table forwarder. Now attempting to find coreboot memory map Add to e820 map: 00000000 00001000 2 Add to e820 map: 00001000 0009f000 1 Add to e820 map: 000c0000 17ebb000 1 Add to e820 map: 17f7b000 00085000 2 Add to e820 map: fec00000 00001000 2 Add to e820 map: ff800000 00800000 2 Add to e820 map: 00000000 00004000 1 SeaBIOS (version rel-1.14.0-0-g155821a) BUILD: gcc: (coreboot toolchain v2021-09-23_b0d87f753c) 11.2.0 binutils: (GNU Binutils) 2.37 Found coreboot cbmem console @ 17fde000 Found mainboard ASUS P2B malloc preinit Add to e820 map: 000a0000 00050000 -1 Add to e820 map: 000f0000 00010000 2 Add to e820 map: 17f3b000 00040000 2 phys_alloc zone=0x000eb820 size=56800 align=20 ret=17f2d180 (detail=0x17f2d150) Relocating init from 0x000ddb20 to 0x17f2d180 (size 56800) malloc init Found CBFS header at 0xfffc022c phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2d050 (detail=0x17f2d020) Add romfile: cbfs master header (size=32) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2cf80 (detail=0x17f2cf50) Add romfile: fallback/romstage (size=17536) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2ceb0 (detail=0x17f2ce80) Add romfile: cpu_microcode_blob.bin (size=30720) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2cde0 (detail=0x17f2cdb0) Add romfile: fallback/ramstage (size=55820) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2cd10 (detail=0x17f2cce0) Add romfile: config (size=455) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2cc40 (detail=0x17f2cc10) Add romfile: revision (size=717) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2cb70 (detail=0x17f2cb40) Add romfile: build_info (size=90) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2caa0 (detail=0x17f2ca70) Add romfile: fallback/dsdt.aml (size=5514) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2c9d0 (detail=0x17f2c9a0) Add romfile: cmos_layout.bin (size=704) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2c900 (detail=0x17f2c8d0) Add romfile: fallback/postcar (size=16908) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2c830 (detail=0x17f2c800) Add romfile: fallback/payload (size=75615) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2c760 (detail=0x17f2c730) Add romfile: payload_config (size=1621) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2c690 (detail=0x17f2c660) Add romfile: payload_revision (size=236) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2c5c0 (detail=0x17f2c590) Add romfile: (size=43492) phys_alloc zone=0x17f3ae80 size=156 align=10 ret=17f2c4f0 (detail=0x17f2c4c0) Add romfile: bootblock (size=11072) multiboot: eax=17fc5e18, ebx=17fc5de4 init ivt init bda Add to e820 map: 0009fc00 00000400 2 init bios32 init PMM init PNPBIOS table init keyboard init mouse init pic math cp init PCI probe phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c4a0 (detail=0x17f2c470) PCI device 00:00.0 (vd=8086:7190 c=0600) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c450 (detail=0x17f2c420) PCI device 00:01.0 (vd=8086:7191 c=0604) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c400 (detail=0x17f2c3d0) PCI device 00:04.0 (vd=8086:7110 c=0601) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c3b0 (detail=0x17f2c380) PCI device 00:04.1 (vd=8086:7111 c=0101) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c360 (detail=0x17f2c330) PCI device 00:04.2 (vd=8086:7112 c=0c03) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c310 (detail=0x17f2c2e0) PCI device 00:04.3 (vd=8086:7113 c=0680) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c2c0 (detail=0x17f2c290) PCI device 00:0c.0 (vd=1106:3106 c=0200) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c270 (detail=0x17f2c240) PCI device 01:00.0 (vd=1002:5960 c=0300) phys_alloc zone=0x17f3ae80 size=32 align=10 ret=17f2c220 (detail=0x17f2c1f0) PCI device 01:00.1 (vd=1002:5940 c=0380) Found 9 PCI devices (max PCI bus is 01) Relocating coreboot bios tables phys_alloc zone=0x17f3ae88 size=31 align=10 ret=f5200 (detail=0x17f2c1c0) Copying SMBIOS entry point from 0x17f7b000 to 0x000f5200 phys_alloc zone=0x17f3ae88 size=36 align=10 ret=f51d0 (detail=0x17f2c190) Copying ACPI RSDP from 0x17f7c000 to 0x000f51d0 phys_alloc zone=0x17f3ae88 size=128 align=10 ret=f5150 (detail=0x17f2c160) Copying PIR from 0x17fa0000 to 0x000f5150 rsdp=0x000f51d0 rsdt=0x17f7c030 xsdt=0x17f7c0e0 table(50434146)=0x17f7d810 (via xsdt) pm_tmr_blk=e408 Using pmtimer, ioport 0xe408 init timer rsdp=0x000f51d0 rsdt=0x17f7c030 xsdt=0x17f7c0e0 no table 324d5054 found rsdp=0x000f51d0 rsdt=0x17f7c030 xsdt=0x17f7c0e0 no table 41504354 found Scan for VGA option rom Attempting to init PCI bdf 01:00.0 (vd 1002:5960) Attempting to map option rom on dev 01:00.0 Option rom sizing returned 18000000 fffe0000 Inspecting possible rom at 0x18000000 (vd=1002:5960 bdf=01:00.0) Copying option rom (size 53248) from 0x18000000 to 0x000c0000 Checking rom 0x000c0000 (sig aa55 size 104) Running option rom at c000:0003 unimplemented handle_15XX:330: a=00034e08 b=0000c405 c=00000003 d=0000102a ds=c000 es=f000 ss=dc00 si=00005cf5 di=00005620 bp=00000000 sp=0000f8ce cs=c000 ip=c53a f=0246 Turning on vga text mode console SeaBIOS (version rel-1.14.0-0-g155821a) init usb phys_alloc zone=0x17f3ae80 size=28 align=10 ret=17f2c140 (detail=0x17f2c110) UHCI init on dev 00:04.2 (io=2100) phys_alloc zone=0x17f3ae80 size=4096 align=1000 ret=17f2b000 (detail=0x17f2c0e0) /17f2b000\ Start thread |17f2b000| phys_alloc zone=0x17f3ae8c size=16 align=10 ret=17f7aff0 (detail=0x17f2c0b0) |17f2b000| phys_alloc zone=0x17f3ae8c size=4096 align=1000 ret=17f79000 (detail=0x17f2c080) |17f2b000| phys_alloc zone=0x17f3ae8c size=28 align=10 ret=17f7afd0 (detail=0x17f2c050) |17f2b000| phys_alloc zone=0x17f3ae8c size=28 align=10 ret=17f7afb0 (detail=0x17f2c020) |17f2b000| phys_alloc zone=0x17f3ae80 size=28 align=10 ret=17f2c000 (detail=0x17f2afd0) |17f2b000| phys_alloc zone=0x17f3ae80 size=4096 align=1000 ret=17f29000 (detail=0x17f2afa0) /17f29000\ Start thread init ps2port phys_alloc zone=0x17f3ae80 size=4096 align=1000 ret=17f28000 (detail=0x17f2af70) /17f28000\ Start thread |17f28000| i8042_flush |17f28000| i8042_command cmd=ad |17f28000| i8042_wait_write |17f28000| i8042_command cmd=a7 |17f28000| i8042_wait_write |17f28000| i8042_flush |17f28000| i8042_command cmd=1aa |17f28000| i8042_wait_write |17f28000| i8042_wait_read |17f28000| i8042 param=55 |17f28000| i8042_command cmd=1ab |17f28000| i8042_wait_write |17f28000| i8042_wait_read |17f28000| i8042 param=0 |17f28000| ps2_command aux=0 cmd=1ff |17f28000| i8042 ctr old=30 new=30 |17f28000| i8042_command cmd=1060 |17f28000| i8042_wait_write |17f28000| i8042_wait_write |17f2b000| phys_alloc zone=0x17f3ae80 size=28 align=10 ret=17f2af50 (detail=0x17f2af20) |17f2b000| phys_alloc zone=0x17f3ae80 size=4096 align=1000 ret=17f27000 (detail=0x17f2aef0) /17f27000\ Start thread |17f27000| phys_free 17f2af50 (detail=0x17f2af20) \17f27000/ End thread phys_free 17f27000 (detail=0x17f2aef0) |17f29000| phys_free 17f2c000 (detail=0x17f2afd0) \17f29000/ End thread phys_free 17f29000 (detail=0x17f2afa0) init floppy drives init hard drives phys_alloc zone=0x17f3ae88 size=20 align=10 ret=f5130 (detail=0x17f2afd0) ATA controller 1 at 1f0/3f4/0 (irq 14 dev 21) phys_alloc zone=0x17f3ae80 size=4096 align=1000 ret=17f29000 (detail=0x17f2afa0) /17f29000\ Start thread |17f28000| i8042_command cmd=1060 |17f28000| i8042_wait_write |17f28000| i8042_wait_write |17f28000| ps2_sendbyte aux=0 cmd=ff |17f28000| i8042_kbd_write c=255 |17f28000| i8042_wait_write |17f28000| ps2 read aa |17f28000| Discarding ps2 data aa (status=13) |17f2b000| uhci_free_pipes 0x17f2c140 phys_alloc zone=0x17f3ae88 size=20 align=10 ret=f5110 (detail=0x17f2af40) ATA controller 2 at 170/374/0 (irq 15 dev 21) phys_alloc zone=0x17f3ae80 size=4096 align=1000 ret=17f27000 (detail=0x17f2af10) /17f27000\ Start thread |17f27000| powerup iobase=170 st=0 |17f27000| powerup iobase=170 st=0 |17f27000| ata_detect ata1-0: sc=a sn=a dh=a0 |17f27000| powerup iobase=170 st=a |17f27000| powerup iobase=170 st=0 |17f27000| ata_detect ata1-1: sc=20 sn=20 dh=b0 \17f27000/ End thread phys_free 17f27000 (detail=0x17f2af10) |17f28000| ps2 read fa |17f2b000| phys_free 17f7aff0 (detail=0x17f2c0b0) |17f2b000| phys_free 17f79000 (detail=0x17f2c080) |17f2b000| phys_free 17f7afd0 (detail=0x17f2c050) |17f2b000| phys_free 17f7afb0 (detail=0x17f2c020) |17f2b000| phys_free 17f2c140 (detail=0x17f2c110) \17f2b000/ End thread phys_free 17f2b000 (detail=0x17f2c0e0) init ahci Searching bootorder for: HALT init megasas init nvme init lpt Found 1 lpt ports init serial Found 2 serial ports |17f28000| ps2 read aa |17f28000| i8042_command cmd=1060 |17f28000| i8042_wait_write |17f28000| i8042_wait_write |17f28000| ps2_command aux=0 cmd=f5 |17f28000| i8042 ctr old=30 new=30 |17f28000| i8042_command cmd=1060 |17f28000| i8042_wait_write |17f28000| i8042_wait_write |17f28000| i8042_command cmd=1060 |17f28000| i8042_wait_write |17f28000| i8042_wait_write |17f28000| ps2_sendbyte aux=0 cmd=f5 |17f28000| i8042_kbd_write c=245 |17f28000| i8042_wait_write |17f28000| ps2 read fa |17f28000| i8042_command cmd=1060 |17f28000| i8042_wait_write |17f28000| i8042_wait_write |17f28000| ps2_command aux=0 cmd=10f0 |17f28000| i8042 ctr old=30 new=30 |17f28000| i8042_command cmd=1060 |17f28000| i8042_wait_write |17f28000| i8042_wait_write |17f28000| i8042_command cmd=1060 |17f28000| i8042_wait_write |17f28000| i8042_wait_write |17f28000| ps2_sendbyte aux=0 cmd=f0 |17f28000| i8042_kbd_write c=240 |17f28000| i8042_wait_write |17f28000| ps2 read fa |17f28000| ps2_sendbyte aux=0 cmd=2 |17f28000| i8042_kbd_write c=2 |17f28000| i8042_wait_write |17f28000| ps2 read fa |17f28000| i8042_command cmd=1060 |17f28000| i8042_wait_write |17f28000| i8042_wait_write |17f28000| ps2_command aux=0 cmd=f4 |17f28000| i8042 ctr old=61 new=70 |17f28000| i8042_command cmd=1060 |17f28000| i8042_wait_write |17f28000| i8042_wait_write |17f28000| i8042_command cmd=1060 |17f28000| i8042_wait_write |17f28000| i8042_wait_write |17f28000| ps2_sendbyte aux=0 cmd=f4 |17f28000| i8042_kbd_write c=244 |17f28000| i8042_wait_write |17f28000| ps2 read fa |17f28000| i8042_command cmd=1060 |17f28000| i8042_wait_write |17f28000| i8042_wait_write |17f28000| PS2 keyboard initialized \17f28000/ End thread phys_free 17f28000 (detail=0x17f2af70) |17f29000| powerup iobase=1f0 st=50 |17f29000| powerup iobase=1f0 st=50 |17f29000| ata_detect ata0-0: sc=55 sn=aa dh=a0 |17f29000| ata_reset drive=0x17f29dc0 |17f29000| ata_reset exit status=50 |17f29000| send_cmd : read error (status=51 err=04) |17f29000| phys_alloc zone=0x17f3ae88 size=44 align=10 ret=f50e0 (detail=0x17f2c130) |17f29000| phys_alloc zone=0x17f3ae80 size=80 align=10 ret=17f2c0e0 (detail=0x17f2c0b0) |17f29000| ata0-0: WDC WD400EB-11CPF0 ATA-5 Hard-Disk (38166 MiBytes) |17f29000| Searching bootorder for: /pci@i0cf8/*@4,1/drive@0/disk@0 |17f29000| Searching bios-geometry for: /pci@i0cf8/*@4,1/drive@0/disk@0 |17f29000| phys_alloc zone=0x17f3ae80 size=24 align=10 ret=17f2c090 (detail=0x17f2c060) |17f29000| Registering bootable: ata0-0: WDC WD400EB-11CPF0 ATA-5 Hard-Disk (38166 MiBytes) (type:2 prio:103 data:f50e0) |17f29000| ata_detect resetresult=604d \17f29000/ End thread phys_free 17f29000 (detail=0x17f2afa0) All threads complete. Scan for option roms Attempting to init PCI bdf 00:00.0 (vd 8086:7190) Attempting to map option rom on dev 00:00.0 Option rom sizing returned 0 0 Attempting to init PCI bdf 00:01.0 (vd 8086:7191) Attempting to map option rom on dev 00:01.0 Skipping non-normal pci device (type=1) Attempting to init PCI bdf 00:04.0 (vd 8086:7110) Attempting to map option rom on dev 00:04.0 Option rom sizing returned 0 0 Attempting to init PCI bdf 00:04.1 (vd 8086:7111) Attempting to map option rom on dev 00:04.1 Option rom sizing returned 0 0 Attempting to init PCI bdf 00:04.3 (vd 8086:7113) Attempting to map option rom on dev 00:04.3 Option rom sizing returned 0 0 Attempting to init PCI bdf 00:0c.0 (vd 1106:3106) Attempting to map option rom on dev 00:0c.0 Option rom sizing returned a0000 ffff0000 Preset rom address doesn't look valid Press ESC for boot menu. Checking for bootsplash
_______________________________________________ coreboot mailing list -- [email protected] To unsubscribe send an email to [email protected]
