Hi, First, if this isn't the right place to ask such questions then I'm sorry for the intrusion.
I'm trying to implement SMP on x86, and ran into a strange issue. I'm using the same code on BIOS, UEFI and coreboot, the only difference is in the delay implementation (on BIOS I'm polling the PIT, on UEFI I use BS->Stall, and on coreboot I use libpayload's ndelay), yet SMP works everywhere except coreboot. I don't think the delay implementation should affect this, so my question is, does coreboot set up APs in any way? I couldn't find such option in "make menuconfig" (under Chipset / CPU there's only ACPI / xAPIC / x2APIC options, nothing else, no SMP), and grepping the source came up with nothing, but I might just missed something. I'd be very grateful for any pointers. First I want to rule out anything coreboot related, because that would mean the issue is surely in my code (likely, but would be great to know for sure). For the records, my code is here: https://gitlab.com/bztsrc/simpleboot The BIOS and UEFI code is in src/loader_x86.c, and the coreboot version in src/loader_cb.c. Thanks, and again, if this isn't the right place to ask this, I'm sorry to bother you. bzt
_______________________________________________ coreboot mailing list -- [email protected] To unsubscribe send an email to [email protected]
