Does anyone know if other limits have changed
for the better (or worse)?

One specific item I noted was that the version
as kept by JYA contains the following:

d. Operating systems specially designed for
   "real time processing" equipment which
   guarantees a "global interrupt latency
   time" of less than 20 �s.

With cache line locking and >700MHz processors,
it would seem that 20us (that's micro, not nano)
is an unreasonable restriction.

Ern

Reply via email to