Thanks, that will be much appreciated. Do let me know when you have PPC working.
(My native archs are x86, so I won't have too much trouble testing those.)

Cheers,
Edward

Excerpts from Erik de Castro Lopo's message of Sat Apr 16 20:00:26 -0400 2011:
> Edward Z. Yang wrote:
> 
> > In order to add support for patching jump tables with fixup code [1] in
> > the linear register allocator, I'd like to defer creating jump tables
> > until after register allocation has occurred.  This creation usually occurs
> > during the instruction selection phase, so I will need to modify the API
> > across all architectures to defer creating instruction selection to
> > another function.  This is a head-up for anyone who may care about
> > these APIs (if you have a better idea, please let me know!) and it also
> > means that I'll need a little help testing my patches on the relevant
> > architectures:
> > 
> >     PPC: BCTR
> >     SPARC: JMP_TBL
> >     X86: JMP_TBL
> 
> I can help with testing on PPC and X86 (in a 32 bit chroot on a 64
> bit Linux machine).
> 
> Git head is currently broken on PPC but I am working on it and makng
> slow progress.
> 
> Cheers,
> Erik

_______________________________________________
Cvs-ghc mailing list
[email protected]
http://www.haskell.org/mailman/listinfo/cvs-ghc

Reply via email to