Repository : ssh://darcs.haskell.org//srv/darcs/ghc

On branch  : master

http://hackage.haskell.org/trac/ghc/changeset/f1a633a0b0d2bfdf527e0893713e1aad0cde8725

>---------------------------------------------------------------

commit f1a633a0b0d2bfdf527e0893713e1aad0cde8725
Author: David Terei <davidte...@gmail.com>
Date:   Thu Apr 12 13:54:14 2012 -0700

    Don't document '-freg-liveness' or '-fllvm-tbaa', developer flags

>---------------------------------------------------------------

 docs/users_guide/flags.xml |   26 --------------------------
 1 files changed, 0 insertions(+), 26 deletions(-)

diff --git a/docs/users_guide/flags.xml b/docs/users_guide/flags.xml
index 0572039..1d091d7 100644
--- a/docs/users_guide/flags.xml
+++ b/docs/users_guide/flags.xml
@@ -1571,15 +1571,6 @@
           </row>
 
           <row>
-            <entry><option>-fllvm-tbaa</option></entry>
-            <entry>Turn on Typed Based Alias Analysis information in the LLVM
-              backend. This enables more accurate and alias information in the 
LLVM
-              backend for better optimisation. (default: enabled)</entry>
-            <entry>dynamic</entry>
-            <entry><option>-fno-llvm-tbaa</option></entry>
-          </row>
-
-          <row>
             <entry><option>-fmax-simplifier-iterations</option></entry>
             <entry>Set the max iterations for the simplifier</entry>
             <entry>dynamic</entry>
@@ -1633,23 +1624,6 @@
           </row>
 
           <row>
-            <entry><option>-freg-liveness</option></entry>
-            <entry>Track STG register liveness to avoid saving and restoring
-              dead registers, as well as freeing the dead ones for use in
-              intermediate code. (LLVM backend only, default: enabled).
-              
-              Traditionally GHC has reserved a set of machine registers for the
-              exclusive use of storing a stack pointer, heap pointer and
-              general purpose function argument registers (these are the so
-              called STG registers). This optimisation tracks the liveness of
-              the machine registers the STG registers are mapped to so that the
-              machine register can be used for other purposes when the STG
-              register are dead.</entry>
-            <entry>dynamic</entry>
-            <entry><option>-fno-reg-liveness</option></entry>
-          </row>
-
-          <row>
             <entry><option>-fsimplifier-phases</option></entry>
             <entry>Set the number of phases for the simplifier (default 2).
               Ignored with <option>-O0</option>.</entry>



_______________________________________________
Cvs-ghc mailing list
Cvs-ghc@haskell.org
http://www.haskell.org/mailman/listinfo/cvs-ghc

Reply via email to