Hello all:
I have powered on the VPSS module by this way:
board_setup_psc(DAVINCI_GPSC_ARMDOMAIN, DAVINCI_LPSC_VPSSMSTR, 1);
board_setup_psc(DAVINCI_GPSC_ARMDOMAIN, DAVINCI_LPSC_VPSSSLV, 1);
And I also set the related registers. The follow is my log
information:
/* Initialize the VPSS Clock Control register */
ok===!!!---reg:0x01c40044(VPSS_CLKCTL) is set to 0x00000018
ok===!!!---reg:0x01c40918(PLLDIV1) is set to 0x00008000
ok===!!!---reg:0x01c4091c(PLLDIV2) is set to 0x00008001
ok===!!!---reg:0x01c40920(PLLDIV3) is set to 0x00008002
/* Set Base Pixel X and Base Pixel Y */
ok===!!!---reg:0x01c72640(OSD_BASEPX) is set to 0x00000080
ok===!!!---reg:0x01c72644(OSD_BASEPY) is set to 0x00000012
/* Reset OSD registers to default. */
ok===!!!---reg:0x01c72600(OSD_MODE) is set to 0x00000000
ok===!!!---reg:0x01c72608(OSD_OSDWIN0MD) is set to 0x00000000
/* Set red background color */
ok===!!!---reg:0x01c72600(OSD_MODE) is set to 0x0000003e
/* Field Inversion Workaround */
ok===!!!---reg:0x01c72600(OSD_MODE) is set to 0x00000200
/*To set OSD0 Related registers*/
error!!! ---reg:0x01c72638(OSD_OSDWIN0ADR) is set to 0x00000000 , but
should be 0x82800000 /*Unsuccessfully!!!!!!!!*/
ok===!!!---reg:0x01c72620(OSD_OSDWIN0OFST) is set to 0x0000002d
ok===!!!---reg:0x01c72608(OSD_OSDWIN0MD） is set to 0x00000002
ok===!!!---reg:0x01c72668(OSD_OSDWIN0XP) is set to 0x00000000
ok===!!!---reg:0x01c7266c(OSD_OSDWIN0YP) is set to 0x00000000
ok===!!!---reg:0x01c72670(OSD_OSDWIN0XL) is set to 0x000002d0
ok===!!!---reg:0x01c72674(OSD_OSDWIN0YL) is set to 0x00000120
ok===!!!---reg:0x01c72608(OSD_OSDWIN0MD) is set to 0x00002002
ok===!!!---reg:0x01c72608(OSD_OSDWIN0MD) is set to 0x00002003
/*To set pal composite output mode*/
ok===!!!---reg:0x01c72400(VENC_VMOD) is set to 0x00000000 // Reset video
encoder module
ok===!!!---reg:0x01c72400(VENC_VMOD) is set to 0x00000003 //Enable
Composite output and start video encoder
ok===!!!---reg:0x01c72438(VENC_YCCCTL) is set to 0x00000001 //Set REC656
Mode
ok===!!!---reg:0x01c72400(VENC_VMOD) is set to 0x00001043 //Enable output
mode and PAL
ok===!!!---reg:0x01c724f4(VENC_DACSEL) is set to 0x00000210 //enable
svideo&cvbs
ok===!!!---reg:0x01c724c4(VENC_DACTST) is set to 0x00000000 //Enable all
DACs
I can not write the register 0x01c72638(OSD_OSDWIN0ADR)
successfully. It is always read zero after writing.
Why?
Thanks & Best Regards!
-----------------------------------------------------------
KONKA GROUP CO.,LTD.
E-mail:[EMAIL PROTECTED]
MSN:[EMAIL PROTECTED]
_______________________________________________
Davinci-linux-open-source mailing list
[email protected]
http://linux.davincidsp.com/mailman/listinfo/davinci-linux-open-source
