The PLL multiplier can have a max. value of 32 and the PLLDIV2 can have a min value of 1. So depending on your input oscillator, you shd be able to achieve higher clock rate. For eg., 27Mhz Crystal * 31 / 1 = 800Mhz. This is the input to the DDR controller. The output CLKO is half of that. So 400MHz max. Of course you are curtailed if you are using the VPBE. See sprue14, page 34.
Regards Suba __________________________________________________ Do You Yahoo!? Tired of spam? Yahoo! Mail has the best spam protection around http://mail.yahoo.com _______________________________________________ Davinci-linux-open-source mailing list [email protected] http://linux.davincidsp.com/mailman/listinfo/davinci-linux-open-source
