dear sir/lady
in "TMS320DM644x DMSoC Video Processing Front End (VPFE) User's Guide
(Rev. A).pdf", page 71, 5.4.4 Register Accessibility During Frame
Processing:
Shadowed registers
...The following register/fields are always shaddowed:
...
SDR_ADDR
...
Optionally shadowed/busy-writeable registers
The following register/fields can all be set as shadow registers, or
optionally set as busy-writeable registers. ...
...
... SDR_ADDR
...
Firstly,I want to know whether on earth the register "SDR_ADDR" are
"Shadowed register" or "Optionally shadowed/busy-writeable register".
Secondly, if the CCDCFG.VDLC is 1, does it means that CCDC will change
its video data output address immediatly after I changed the SDA_ADDRESS?
or CCDC just changes the register value and the CCDC hardware will change
its data output address on next VD signal?
waiting your reply, thanks.
_________________________________________________________________
与联机的朋友进行交流，请使用 MSN Messenger: http://messenger.msn.com/cn
_______________________________________________
Davinci-linux-open-source mailing list
[email protected]
http://linux.davincidsp.com/mailman/listinfo/davinci-linux-open-source
