Hi all,
I am using TI DM6446 for codec optimization and trying cache
optimization. But CSL libraries for configuring cache are not found out.
Also can any one share a code snippet illustrating on-chip memory
configured as SRAM?Please help me. Thanking you, Madhavan
_______________________________________________ Davinci-linux-open-source mailing list [email protected] http://linux.davincidsp.com/mailman/listinfo/davinci-linux-open-source
