The MDIO interface in a PHY register is always 16 bits. For 32-bit registers in the PHY, read IEEE 802.3-2005_section4.pdf, section 45.2: the complete register is latched in the PHY when the most significant word is read, the other half of the word should be read next.
Kind regards, Arie de Muijnck ________________________________ From: [EMAIL PROTECTED] [mailto:[EMAIL PROTECTED] On Behalf Of [EMAIL PROTECTED] Sent: Tuesday, April 15, 2008 14:27 To: [email protected] Subject: Can I read 32 bits data from ethernet PHY regsiter via mdio? Hi,all, In davinci 6446 SOC,MDIO module can access external ethernet PHY via USERACCESSn regsiter.But in this regsiter,there are only 16 bits data.Can I read 32 bits data from ethernet PHY regsiter via mdio module? Regards,~~~~~~~ Wang. -------------------------------------------------------- CONFIDENTIALITY NOTICE - This e-mail transmission, and any documents, files or previous e-mail messages attached to it may contain information that is confidential or legally privileged. If you are not the intended recipient, or a person responsible for delivering it to the intended recipient, you are hereby notified that you must not read this transmission and that any disclosure, copying, printing, distribution or use of any of the information contained in or attached to this transmission is STRICTLY PROHIBITED. If you have received this transmission in error, please immediately notify Arie de Muijnck by telephone or [EMAIL PROTECTED] and delete the original transmission and its attachments without reading or saving in any manner.
_______________________________________________ Davinci-linux-open-source mailing list [email protected] http://linux.davincidsp.com/mailman/listinfo/davinci-linux-open-source
