Hi,

Looking at the ccdc_dm355.c file, I can see that every register write is followed by a 5 msec delay :

        /* set all registers to default value */
        for (i = 0; i <= 0x15c; i += 4) {
                mdelay(5);
                regw(0, i);
        }
        mdelay(5);
        /* no culling support */
        regw(0xffff, CULH);
        mdelay(5);

Are these delay necessary ?
Are they empiric or are they related to some documentation ?

I am trying to reduce boot time, and rmoving these delay would be a great step forward!
Thank you.

Jean-Philippe François

_______________________________________________
Davinci-linux-open-source mailing list
[email protected]
http://linux.davincidsp.com/mailman/listinfo/davinci-linux-open-source

Reply via email to