Hi,

I am using DM 6467 and getting some problem while working with VLYNQ. I want to
establish link between two boards having DM6467 via VLYNQ. But the problem is, I
am not able to make this link.

What I am doing is, connecting two boards via VLYNQ using a 14 pin connector. I
have already power up one board(peer) in which VLYNQ has been initialized. Now I
am booting up the other board(host) with the kernel in which I have configured
local and peer VLYNQ.  The configuration is as follows.

                /* Setup LOCAL & REMOTE vlynq configruation */
                vlynq_cfg.on_soc = 1u;
                vlynq_cfg.base_addr = virt_addr;
                vlynq_cfg.local_clock_dir = VLYNQ_CLK_DIR_OUT;
                vlynq_cfg.local_clock_div = 0x3;
                vlynq_cfg.local_intr_local = 0x1;
                vlynq_cfg.local_intr_vector = 31;
                vlynq_cfg.local_intr_enable = 0;
                vlynq_cfg.local_int2cfg = 1;

                vlynq_cfg.local_tx_addr = DAVINCI_DM646X_VLYNQ_REMOTE_BASE;
                vlynq_cfg.local_rtm_cfg_type = VLYNQ_NO_RTM_CGF;
                vlynq_cfg.local_tx_fast_path = 0u;

                /* Peer Config */
                vlynq_cfg.peer_clock_div = (0x3u);
                vlynq_cfg.peer_clock_dir = VLYNQ_CLK_DIR_IN;
                vlynq_cfg.peer_intr_local = 0x0;
                vlynq_cfg.peer_intr_vector = 30;
                vlynq_cfg.peer_intr_enable = 0;
                vlynq_cfg.peer_int2cfg = 0;
                 /* Valid in case int2cfg is reset */
                vlynq_cfg.peer_intr_pointer = (0x14u);
                vlynq_cfg.peer_endianness = VLYNQ_ENDIAN_LITTLE;
                vlynq_cfg.peer_tx_addr = 0;
                vlynq_cfg.peer_rtm_cfg_type = VLYNQ_NO_RTM_CGF;
                vlynq_cfg.peer_tx_fast_path = 0u;
                vlynq_cfg.init_swap_flag = 0;


        Next, I am reseting the VLYNQ module(host VLYNQ) and then checking
wether the link is established or not (reading Status register).

    The clock i am setting in kernel is 148.5MHz (SYSCLK3) and clock i am
getting at the pin No. 3 of VLYNQ header is 19.80MHz.

    That's all what I am setting to establish a link. But the result is, I am
not getting the link at all.

    So what can be the problem ? wrong configuration, wrong clock setting, wrong
setup or something else?

    Please provide appropriate guidance.

    Thanks a lot in advance.

    Regards,
    Dhaval Lakkad


_______________________________________________
Davinci-linux-open-source mailing list
[email protected]
http://linux.davincidsp.com/mailman/listinfo/davinci-linux-open-source

Reply via email to