Sundar a écrit :
Hi,
I think you can fine tune the EMIFA settings in the boot loader to
align with more optimized read/write latencies for the NAND in
question!
It looks as if they are already optimised :
Read and Write strobe are set to 4+1 = 5 clock cycle.
Correct me if I am wrong, but the asynchronous emif
is clocked with SYSCLK4.
SYSCLK4 is 121 MHz
I guess the timer are already optimised.
ThanX!
Sundar
_______________________________________________
Davinci-linux-open-source mailing list
[email protected]
http://linux.davincidsp.com/mailman/listinfo/davinci-linux-open-source
_______________________________________________
Davinci-linux-open-source mailing list
[email protected]
http://linux.davincidsp.com/mailman/listinfo/davinci-linux-open-source
