Generic Configuration Register 6 bit 0:
Initiate EEPROM Write Cycle(4) (9)0 EEWRITE 0b 0 – no EEPROM write cycle1
– start EEPROM write cycle (internal configuration register are saved to the
EEPROM)
The EEPROM WRITE bit must be sent last. This ensures that the content of all
internal registers are written into the EEPROM.The EEWRITE cycle is initiated
by the rising edge of the EEWRITE-Bit. A static level high does not trigger an
EEPROM WRITE cycle.The EEWRITE-Bit must be reset low after the programming is
completed. The programming status can be monitored by readout EEPIP.If EELOCK
is set high, no EEPROM programming will be possible.
----- 原文 ----- 发件人: Jaya krishnan 主 题: CDCE949 programming时 间: 2010年5月15日
17:59:48抄 送: [email protected], [email protected],
HiI want to use cdce949 clock synthesizer to generate high frequency clocks to
be used as master clock for a DAC chip.I used TI clock pro software (as local)
to generate the Hex file and this Hex file (which contain register values) is
used in a linux module to control the PLLs. The problem is , the new register
values are not getting loaded into the internal EEPROM. Does anybody have any
clues?RegardsJKJayakrishnan M MResearch EngineerR&D Team-2 ,
Group-5Security Solutions DivisionSAMSUNG TECHWIN CO.,LTDTEL
+82-70-7147-8482FAX +82-31-8018-3712Mobile
+82-10-6409-3619E-mail:[email protected]_______________________________________________davinci-linux-open-source
mailing
[email protected]http://linux.davincidsp.com/mailman/listinfo/davinci-linux-open-source
_______________________________________________
Davinci-linux-open-source mailing list
[email protected]
http://linux.davincidsp.com/mailman/listinfo/davinci-linux-open-source
