On Wed, Dec 1, 2010 at 1:04 PM, Sergei Shtylyov <[email protected]> wrote: > Hello. > > On 30-11-2010 23:02, Raffaele Recalcati wrote: > >> >>>> Looking at dm365.c I see that the pinmux settings are thinked for a >> >>>> particular case. >> >>>> How can I, in a clean way, to set my settings? > >> >>> By calls to davinci_cfg_reg() or davinci_cfg_reg_list() > >> >> ok, I'm doing that. > >> >>>> Can I override for instance dm365_pins in davinci_soc_info_dm365 >> >>>> structure with my >> >>>> settings for my basi board, dm365_basi_pins? >> >>> No, and you don't need to. These specify the layout of the PinMux >> >>> registers and are used by davinci_cfg_reg(). > >> >> The problem is, for instance, that UART1_TX can be used on two (or >> more?) >> gpios. > >> > Sorry, I don't understand you. > >> UART1_TXD can be GIO25 or GIO16 instead in dm365 we have one of them > > Ah, you mean that UART1_TX has alternate function as GPIO... even as 2 > GPIOs... > >> MUX_CFG(DM365, UART1_TXD, 3, 15, 3, 2, false) > >> That means GIO16. >> So I can add : > >> MUX_CFG(DM365, UART1_TXD_GIO16, 3, 29, 3, 3, false) > > Bits 29-30 control GPIO25, not GIO16.
Yes, I'm sorry. I'm doing like that. MUX_CFG(DM365, UART0_RXD, 3, 20, 1, 1, false) MUX_CFG(DM365, UART0_TXD, 3, 19, 1, 1, false) MUX_CFG(DM365, UART1_RXD, 3, 17, 3, 2, false) /* ENET_TXEN */ MUX_CFG(DM365, UART1_TXD, 3, 15, 3, 2, false) /* ENET_TXC */ MUX_CFG(DM365, UART1_RTS, 3, 23, 3, 1, false) MUX_CFG(DM365, UART1_CTS, 3, 21, 3, 1, false) MUX_CFG(DM365, UART1_RXD_34, 4, 14, 3, 3, false) /* uart1_rx */ MUX_CFG(DM365, UART1_TXD_25, 3, 29, 3, 3, false) /* uart1_tx */ I have checked all gpios settings, now I go on checking on my basi board.
_______________________________________________ Davinci-linux-open-source mailing list [email protected] http://linux.davincidsp.com/mailman/listinfo/davinci-linux-open-source
