The branch main has been updated by dumbbell:

URL: 
https://cgit.FreeBSD.org/src/commit/?id=3f847ccfd51edd0640cc892424a76a7460c353e8

commit 3f847ccfd51edd0640cc892424a76a7460c353e8
Author:     Jean-Sébastien Pédron <dumbb...@freebsd.org>
AuthorDate: 2025-02-25 23:27:02 +0000
Commit:     Jean-Sébastien Pédron <dumbb...@freebsd.org>
CommitDate: 2025-03-20 19:43:44 +0000

    linuxkpi: Define a few more `PCI_*` constants
    
    They are synonymous to existing FreeBSD constants.
    
    Reviewed by:    emaste
    Sponsored by:   The FreeBSD Foundation
    Differential Revision: https://reviews.freebsd.org/D49379
---
 sys/compat/linuxkpi/common/include/linux/pci.h | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/sys/compat/linuxkpi/common/include/linux/pci.h 
b/sys/compat/linuxkpi/common/include/linux/pci.h
index 31475d6dc7c3..afd6c827b3b4 100644
--- a/sys/compat/linuxkpi/common/include/linux/pci.h
+++ b/sys/compat/linuxkpi/common/include/linux/pci.h
@@ -116,6 +116,10 @@ 
MODULE_PNP_INFO("U32:vendor;U32:device;V32:subvendor;V32:subdevice",       \
 #define        PCI_COMMAND             PCIR_COMMAND
 #define        PCI_COMMAND_INTX_DISABLE        PCIM_CMD_INTxDIS
 #define        PCI_COMMAND_MEMORY      PCIM_CMD_MEMEN
+#define        PCI_PRIMARY_BUS         PCIR_PRIBUS_1
+#define        PCI_SECONDARY_BUS       PCIR_SECBUS_1
+#define        PCI_SUBORDINATE_BUS     PCIR_SUBBUS_1
+#define        PCI_SEC_LATENCY_TIMER   PCIR_SECLAT_1
 #define        PCI_EXP_DEVCTL          PCIER_DEVICE_CTL                /* 
Device Control */
 #define        PCI_EXP_LNKCTL          PCIER_LINK_CTL                  /* Link 
Control */
 #define        PCI_EXP_LNKCTL_ASPM_L0S PCIEM_LINK_CTL_ASPMC_L0S
@@ -226,6 +230,8 @@ typedef int pci_power_t;
 
 extern const char *pci_power_names[6];
 
+#define        PCI_ERR_UNCOR_STATUS            PCIR_AER_UC_STATUS
+#define        PCI_ERR_COR_STATUS              PCIR_AER_COR_STATUS
 #define        PCI_ERR_ROOT_COMMAND            PCIR_AER_ROOTERR_CMD
 #define        PCI_ERR_ROOT_ERR_SRC            PCIR_AER_COR_SOURCE_ID
 

Reply via email to