Hi,

Does anyone have any documentation or explanation regarding the meaning of the 
following defines, and especially regarding the absent one - BIT(1) ?

struct ice_aqc_get_link_status_data {
        u8 link_cfg_err;
#define ICE_AQ_LINK_CFG_ERR                    BIT(0)
#define ICE_AQ_LINK_ACT_PORT_OPT_INVAL         BIT(2)
#define ICE_AQ_LINK_FEAT_ID_OR_CONFIG_ID_INVAL BIT(3)
#define ICE_AQ_LINK_TOPO_CRITICAL_SDP_ERR      BIT(4)
#define ICE_AQ_LINK_MODULE_POWER_UNSUPPORTED   BIT(5)
#define ICE_AQ_LINK_EXTERNAL_PHY_LOAD_FAILURE  BIT(6)

Thanks,
Asaf

[Radware]
Asaf Sinai
ND SW Engineer
Email: asa...@radware.com<mailto:asa...@radware.com>
T:+972-72-3917050
M:+972-50-6518541
F:+972-3-6488662
[Check out the latest and greatest from 
Radware]<https://www.radware.com/Resources/CampaignRedirector.html>

www.radware.com<https://www.radware.com>

[Blog]<https://blog.radware.com/>  
[https://www.radware.com/images/signature/linkedin.jpg] 
<https://www.linkedin.com/companies/165642> 
[https://www.radware.com/images/signature/twitter.jpg] 
<file://twitter.com/radware>   [youtube] 
<https://www.youtube.com/user/radwareinc>
Confidentiality note: This message, and any attachments to it, contains 
privileged/confidential information of RADWARE Ltd./RADWARE Inc. and may not be 
disclosed, used, copied, or transmitted in any form or by any means without 
prior written permission from RADWARE. If you are not the intended recipient, 
delete the message and any attachments from your system without reading or 
copying it, and kindly notify the sender by e-mail. Thank you.
P Please consider your environmental responsibility before printing this e-mail

Reply via email to