Signed-off-by: Nipun Gupta <nipun.gu...@nxp.com>
---
 doc/api/doxy-api-index.md                     |   1 +
 doc/api/doxy-api.conf                         |   1 +
 drivers/raw/dpaa2_cmdif/Makefile              |   2 +
 drivers/raw/dpaa2_cmdif/dpaa2_cmdif.c         | 136 ++++++++++++++++++++++++++
 drivers/raw/dpaa2_cmdif/rte_pmd_dpaa2_cmdif.h |  35 +++++++
 5 files changed, 175 insertions(+)
 create mode 100644 drivers/raw/dpaa2_cmdif/rte_pmd_dpaa2_cmdif.h

diff --git a/doc/api/doxy-api-index.md b/doc/api/doxy-api-index.md
index 49fcec4..b9f28be 100644
--- a/doc/api/doxy-api-index.md
+++ b/doc/api/doxy-api-index.md
@@ -64,6 +64,7 @@ The public API headers are grouped by topics:
   [bnxt]               (@ref rte_pmd_bnxt.h),
   [dpaa]               (@ref rte_pmd_dpaa.h),
   [dpaa2]              (@ref rte_dpaa2_mempool.h),
+  [dpaa2_cmdif]        (@ref rte_pmd_dpaa2_cmdif.h),
   [crypto_scheduler]   (@ref rte_cryptodev_scheduler.h)
 
 - **memory**:
diff --git a/doc/api/doxy-api.conf b/doc/api/doxy-api.conf
index 59cb580..88088d6 100644
--- a/doc/api/doxy-api.conf
+++ b/doc/api/doxy-api.conf
@@ -38,6 +38,7 @@ INPUT                   = doc/api/doxy-api-index.md \
                           drivers/net/i40e \
                           drivers/net/ixgbe \
                           drivers/net/softnic \
+                          drivers/raw/dpaa2_cmdif \
                           lib/librte_eal/common/include \
                           lib/librte_eal/common/include/generic \
                           lib/librte_acl \
diff --git a/drivers/raw/dpaa2_cmdif/Makefile b/drivers/raw/dpaa2_cmdif/Makefile
index 1d91d0c..c570827 100644
--- a/drivers/raw/dpaa2_cmdif/Makefile
+++ b/drivers/raw/dpaa2_cmdif/Makefile
@@ -30,4 +30,6 @@ LIBABIVER := 1
 #
 SRCS-$(CONFIG_RTE_LIBRTE_PMD_DPAA2_CMDIF) += dpaa2_cmdif.c
 
+SYMLINK-$(CONFIG_RTE_LIBRTE_PMD_DPAA2_CMDIF)-include += rte_pmd_dpaa2_cmdif.h
+
 include $(RTE_SDK)/mk/rte.lib.mk
diff --git a/drivers/raw/dpaa2_cmdif/dpaa2_cmdif.c 
b/drivers/raw/dpaa2_cmdif/dpaa2_cmdif.c
index 9044489..c26fc30 100644
--- a/drivers/raw/dpaa2_cmdif/dpaa2_cmdif.c
+++ b/drivers/raw/dpaa2_cmdif/dpaa2_cmdif.c
@@ -53,8 +53,144 @@
        return 0;
 }
 
+static int
+dpaa2_cmdif_enqueue_bufs(struct rte_rawdev *dev,
+                        struct rte_rawdev_buf **buffers,
+                        unsigned int count,
+                        rte_rawdev_obj_t context)
+{
+       struct dpaa2_dpci_dev *cidev = dev->dev_private;
+       struct rte_dpaa2_cmdif_context *cmdif_send_cnxt;
+       struct dpaa2_queue *txq;
+       struct qbman_fd fd;
+       struct qbman_eq_desc eqdesc;
+       struct qbman_swp *swp;
+       int ret;
+
+       DPAA2_CMDIF_FUNC_TRACE();
+
+       RTE_SET_USED(count);
+
+       if (unlikely(!DPAA2_PER_LCORE_DPIO)) {
+               ret = dpaa2_affine_qbman_swp();
+               if (ret) {
+                       DPAA2_CMDIF_ERR("Failure in affining portal\n");
+                       return 0;
+               }
+       }
+       swp = DPAA2_PER_LCORE_PORTAL;
+
+       cmdif_send_cnxt = (struct rte_dpaa2_cmdif_context *)(context);
+       txq = &(cidev->tx_queue[cmdif_send_cnxt->priority]);
+
+       /* Prepare enqueue descriptor */
+       qbman_eq_desc_clear(&eqdesc);
+       qbman_eq_desc_set_fq(&eqdesc, txq->fqid);
+       qbman_eq_desc_set_no_orp(&eqdesc, 0);
+       qbman_eq_desc_set_response(&eqdesc, 0, 0);
+
+       /* Set some of the FD parameters to i.
+        * For performance reasons do not memset
+        */
+       fd.simple.bpid_offset = 0;
+       fd.simple.ctrl = 0;
+
+       DPAA2_SET_FD_ADDR(&fd, DPAA2_VADDR_TO_IOVA(buffers[0]->buf_addr));
+       DPAA2_SET_FD_LEN(&fd, cmdif_send_cnxt->size);
+       DPAA2_SET_FD_FRC(&fd, cmdif_send_cnxt->frc);
+       DPAA2_SET_FD_FLC(&fd, cmdif_send_cnxt->flc);
+
+       /* Enqueue a packet to the QBMAN */
+       do {
+               ret = qbman_swp_enqueue_multiple(swp, &eqdesc, &fd, NULL, 1);
+               if (ret < 0 && ret != -EBUSY)
+                       DPAA2_CMDIF_ERR("Transmit failure with err: %d\n", ret);
+       } while (ret == -EBUSY);
+
+       DPAA2_CMDIF_DEBUG("Successfully transmitted a packet\n");
+
+       return 0;
+}
+
+static int
+dpaa2_cmdif_dequeue_bufs(struct rte_rawdev *dev,
+                        struct rte_rawdev_buf **buffers,
+                        unsigned int count,
+                        rte_rawdev_obj_t context)
+{
+       struct dpaa2_dpci_dev *cidev = dev->dev_private;
+       struct rte_dpaa2_cmdif_context *cmdif_rcv_cnxt;
+       struct dpaa2_queue *rxq;
+       struct qbman_swp *swp;
+       struct qbman_result *dq_storage;
+       const struct qbman_fd *fd;
+       struct qbman_pull_desc pulldesc;
+       uint8_t status;
+       int ret;
+
+       DPAA2_CMDIF_FUNC_TRACE();
+
+       RTE_SET_USED(count);
+
+       if (unlikely(!DPAA2_PER_LCORE_DPIO)) {
+               ret = dpaa2_affine_qbman_swp();
+               if (ret) {
+                       DPAA2_CMDIF_ERR("Failure in affining portal\n");
+                       return 0;
+               }
+       }
+       swp = DPAA2_PER_LCORE_PORTAL;
+
+       cmdif_rcv_cnxt = (struct rte_dpaa2_cmdif_context *)(context);
+       rxq = &(cidev->rx_queue[cmdif_rcv_cnxt->priority]);
+       dq_storage = rxq->q_storage->dq_storage[0];
+
+       qbman_pull_desc_clear(&pulldesc);
+       qbman_pull_desc_set_fq(&pulldesc, rxq->fqid);
+       qbman_pull_desc_set_numframes(&pulldesc, 1);
+       qbman_pull_desc_set_storage(&pulldesc, dq_storage,
+               (dma_addr_t)(DPAA2_VADDR_TO_IOVA(dq_storage)), 1);
+
+       while (1) {
+               if (qbman_swp_pull(swp, &pulldesc)) {
+                       DPAA2_CMDIF_ERR("VDQ cmd not issued. QBMAN is busy\n");
+                       /* Portal was busy, try again */
+                       continue;
+               }
+               break;
+       }
+
+       /* Check if previous issued command is completed. */
+       while (!qbman_check_command_complete(dq_storage))
+               ;
+       /* Loop until the dq_storage is updated with new token by QBMAN */
+       while (!qbman_result_has_new_result(swp, dq_storage))
+               ;
+
+       /* Check for valid frame. */
+       status = (uint8_t)qbman_result_DQ_flags(dq_storage);
+       if (unlikely((status & QBMAN_DQ_STAT_VALIDFRAME) == 0)) {
+               DPAA2_CMDIF_DEBUG("No frame is delivered\n");
+               return 0;
+       }
+
+       fd = qbman_result_DQ_fd(dq_storage);
+
+       buffers[0]->buf_addr = DPAA2_IOVA_TO_VADDR(DPAA2_GET_FD_ADDR(fd) +
+                       DPAA2_GET_FD_OFFSET(fd));
+       cmdif_rcv_cnxt->size = DPAA2_GET_FD_LEN(fd);
+       cmdif_rcv_cnxt->flc = DPAA2_GET_FD_FLC(fd);
+       cmdif_rcv_cnxt->frc = DPAA2_GET_FD_FRC(fd);
+
+       DPAA2_CMDIF_DEBUG("packet received\n");
+
+       return 1;
+}
+
 static const struct rte_rawdev_ops dpaa2_cmdif_ops = {
        .attr_get = dpaa2_cmdif_get_attr,
+       .enqueue_bufs = dpaa2_cmdif_enqueue_bufs,
+       .dequeue_bufs = dpaa2_cmdif_dequeue_bufs,
 };
 
 static int
diff --git a/drivers/raw/dpaa2_cmdif/rte_pmd_dpaa2_cmdif.h 
b/drivers/raw/dpaa2_cmdif/rte_pmd_dpaa2_cmdif.h
new file mode 100644
index 0000000..483b66e
--- /dev/null
+++ b/drivers/raw/dpaa2_cmdif/rte_pmd_dpaa2_cmdif.h
@@ -0,0 +1,35 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright 2018 NXP
+ */
+
+#ifndef __RTE_PMD_DPAA2_CMDIF_H__
+#define __RTE_PMD_DPAA2_CMDIF_H__
+
+/**
+ * @file
+ *
+ * NXP dpaa2 AIOP CMDIF PMD specific structures.
+ *
+ */
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** The context required in the I/O path for DPAA2 AIOP Command Interface */
+struct rte_dpaa2_cmdif_context {
+       /** Size to populate in QBMAN FD */
+       uint32_t size;
+       /** FRC to populate in QBMAN FD */
+       uint32_t frc;
+       /** FLC to populate in QBMAN FD */
+       uint64_t flc;
+       /** Priority of the command. This priority determines DPCI Queue*/
+       uint8_t priority;
+};
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __RTE_PMD_DPAA2_CMDIF_H__ */
-- 
1.9.1

Reply via email to