Resubmit of patch for verilog.py changes for ASIC syntax support.
Removed all width overrides, replaced with additional parameter "special_comments" to convert which allows 3rd party comments to be inserted at the top of the file.
asic_syntax_verilog.patch
Description: Binary data
_______________________________________________ M-Labs devel mailing list https://ssl.serverraum.org/lists/listinfo/devel
