Hi, via per power pin on the FPGA and multiple vias for each big decoupling > capacitor (as Xilinx recommends) and better decoupling close to the > DRAM (to reduce the power supply noise which is a bit high). Even if > this didn't apparently cause real problems on the prototypes, I think > it is better to make the design more resistant. >
+1 adam
_______________________________________________ http://lists.milkymist.org/listinfo.cgi/devel-milkymist.org IRC: #milkym...@freenode Webchat: www.milkymist.org/irc.html Wiki: www.milkymist.org/wiki
