Hi, I have a couple of questions regarding host/PCI bridges nodes location:
- What is the reason most of the DTS definitions have the host/PCI bridges hanging off the root node, even though they are most often really part of the soc? - Is this is some OF heritage (I couldn't find anything explicit about it in the original PCI bindings docs)? - Is this convention enforced in FDT, or could PCI bus nodes be children of the soc node as well?
Rafal _______________________________________________ devicetree-discuss mailing list [email protected] https://lists.ozlabs.org/listinfo/devicetree-discuss
