Add device-tree node for the on-board NAND memory.
Signed-off-by: Florian Vaussard <[email protected]>
---
arch/arm/boot/dts/omap3-overo.dtsi | 50 ++++++++++++++++++++++++++++++++++++
1 files changed, 50 insertions(+), 0 deletions(-)
diff --git a/arch/arm/boot/dts/omap3-overo.dtsi
b/arch/arm/boot/dts/omap3-overo.dtsi
index a626c50..be81303 100644
--- a/arch/arm/boot/dts/omap3-overo.dtsi
+++ b/arch/arm/boot/dts/omap3-overo.dtsi
@@ -33,6 +33,56 @@
};
};
+&gpmc {
+ ranges = <0 0 0x30000000 0x00000004>; /* CS0: NAND */
+
+ nand@0,0 {
+ reg = <0 0 0>; /* CS0, offset 0 */
+ nand-bus-width = <16>;
+
+ ti,nand-ecc-opt = "sw";
+
+ gpmc,device-nand;
+ gpmc,sync-clk-ps = <0>;
+ gpmc,cs-on-ns = <0>;
+ gpmc,cs-rd-off-ns = <36>;
+ gpmc,cs-wr-off-ns = <36>;
+ gpmc,adv-on-ns = <6>;
+ gpmc,adv-rd-off-ns = <24>;
+ gpmc,adv-wr-off-ns = <36>;
+ gpmc,we-off-ns = <30>;
+ gpmc,oe-off-ns = <48>;
+ gpmc,access-ns = <54>;
+ gpmc,rd-cycle-ns = <72>;
+ gpmc,wr-cycle-ns = <72>;
+ gpmc,wr-access-ns = <30>;
+ gpmc,wr-data-mux-bus-ns = <0>;
+
+ #address-cells = <1>;
+ #size-cells = <1>;
+
+ xloader@0 {
+ reg = <0x00000000 0x00080000>; /* 4 * SZ_128K */
+ };
+
+ uboot@80000 {
+ reg = <0x00080000 0x001c0000>; /* 14 * SZ_128K */
+ };
+
+ ubootenv@240000 {
+ reg = <0x00240000 0x00040000>; /* 2 * SZ_128K */
+ };
+
+ linux@280000 {
+ reg = <0x00280000 0x00400000>; /* 32 * SZ_128K */
+ };
+
+ rootfs@680000 {
+ reg = <0x00680000 0x00000000>; /* MTDPART_SIZ_FULL */
+ };
+ };
+};
+
&i2c1 {
clock-frequency = <2600000>;
--
1.7.5.4
_______________________________________________
devicetree-discuss mailing list
[email protected]
https://lists.ozlabs.org/listinfo/devicetree-discuss
