Padmavathi,
On Sun, Jun 2, 2013 at 10:19 PM, Padmavathi Venna <[email protected]> wrote:
> Audio subsystem introduced in s5pv210 and exynos platforms
> which has a internal clock controller. This patch adds a node
> for the same on exynos5250.
>
> Signed-off-by: Padmavathi Venna <[email protected]>
> Reviewed-by: Sylwester Nawrocki <[email protected]>
> ---
> arch/arm/boot/dts/exynos5250.dtsi | 6 ++++++
> 1 files changed, 6 insertions(+), 0 deletions(-)
>
> diff --git a/arch/arm/boot/dts/exynos5250.dtsi
> b/arch/arm/boot/dts/exynos5250.dtsi
> index bccda67..388983e 100644
> --- a/arch/arm/boot/dts/exynos5250.dtsi
> +++ b/arch/arm/boot/dts/exynos5250.dtsi
> @@ -72,6 +72,12 @@
> #clock-cells = <1>;
> };
>
> + clock_audss: audss-clock-controller@3810000 {
Nit: other places in the same file have the leading 0, like
i2s0: i2s@03830000 {
So you could follow suit and do:
clock_audss: audss-clock-controller@03810000 {
-Doug
_______________________________________________
devicetree-discuss mailing list
[email protected]
https://lists.ozlabs.org/listinfo/devicetree-discuss
