Patch adds DT entries for clockgen A9

Signed-off-by: Pankaj Dev <[email protected]>
Signed-off-by: Gabriel Fernandez <[email protected]>
---
 arch/arm/boot/dts/stih415-clock.dtsi | 67 +++++++++++++++++++++++++++++++-----
 1 file changed, 58 insertions(+), 9 deletions(-)

diff --git a/arch/arm/boot/dts/stih415-clock.dtsi 
b/arch/arm/boot/dts/stih415-clock.dtsi
index 24a7508..8563636 100644
--- a/arch/arm/boot/dts/stih415-clock.dtsi
+++ b/arch/arm/boot/dts/stih415-clock.dtsi
@@ -24,15 +24,6 @@
                };
 
                /*
-                * ARM Peripheral clock for timers
-                */
-               arm_periph_clk: arm_periph_clk {
-                       #clock-cells = <0>;
-                       compatible = "fixed-clock";
-                       clock-frequency = <500000000>;
-               };
-
-               /*
                 * ClockGenAs on SASG1
                 */
                clockgenA@fee62000 {
@@ -499,5 +490,63 @@
                                                /* Remaining outputs unused */
                        };
                };
+
+               /*
+                * A9 PLL.
+                *
+                */
+               clockgenA9 {
+                       reg = <0xfdde00d8 0x70>;
+
+                       CLOCKGEN_A9_PLL: CLOCKGEN_A9_PLL {
+                               #clock-cells = <1>;
+                               compatible = "st,stih415-plls-c32-a9", 
"st,clkgen-plls-c32";
+
+                               clocks = <&CLK_SYSIN>;
+                               clock-output-names = "CLOCKGEN_A9_PLL_ODF";
+                       };
+               };
+
+               /*
+                * ARM CPU related clocks.
+                */
+               CLK_M_A9: CLK_M_A9 {
+                       #clock-cells = <0>;
+                       compatible = "st,stih415-clkgen-a9-mux", 
"st,clkgen-mux";
+                       reg = <0xfdde00d8 0x4>;
+                       clocks = <&CLOCKGEN_A9_PLL 0>, <&CLOCKGEN_A9_PLL 0>, 
<&CLK_M_A0_DIV1 2>, <&CLK_M_A9_EXT2F_DIV2>;
+               };
+
+               /*
+                * ARM Peripheral clock for timers
+                */
+               arm_periph_clk: CLK_M_A9_PERIPHS {
+                       #clock-cells = <0>;
+                       compatible = "fixed-factor-clock";
+                       clocks = <&CLK_M_A9>;
+                       clock-div = <2>;
+                       clock-mult = <1>;
+               };
+
+               CLK_S_USB48: clockgenB0@0 {
+                       #clock-cells = <0>;
+                       compatible = "fixed-clock";
+                       clock-frequency = <48000000>;
+                       clock-output-names = "CLK_S_USB48";
+               };
+
+               CLKS_B_THSENS: clockgenB@3 {
+                       #clock-cells = <0>;
+                       compatible = "fixed-clock";
+                       clock-frequency = <996000>;
+                       clock-output-names = "CLKS_B_THSENS";
+               };
+
+               CLKM_MPETHSENS: clockgenE@3 {
+                       #clock-cells = <0>;
+                       compatible = "fixed-clock";
+                       clock-frequency = <996000>;
+                       clock-output-names = "CLKM_MPETHSENS";
+               };
        };
 };
-- 
1.9.0

--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to [email protected]
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Reply via email to