On Mon, Apr 07, 2014 at 04:54:09PM -0500, [email protected] wrote:
> From: Thor Thayer <[email protected]>
>
> Added EDAC support for reporting ECC errors of CycloneV
> and ArriaV SDRAM controller.
> - The SDRAM Controller registers are used by the FPGA bridge so
> these are accessed through the syscon interface.
> - The configuration of the SDRAM memory size for the EDAC framework
> is discovered from the memory node of the device tree.
> - Documentation of the bindings in devicetree/bindings/arm/altera/
> socfpga-sdram-edac.txt
> - Correction of single bit errors, detection of double bit errors.
Before I go and take a look at this further, is anyone at Altera going
to maintain this driver in case of bug reports and issues with it?
Also, I see patch 3/3. Are the other two related? I see they are
devicetree additions and, as such, all three should go together...
--
Regards/Gruss,
Boris.
Sent from a fat crate under my desk. Formatting is fine.
--
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to [email protected]
More majordomo info at http://vger.kernel.org/majordomo-info.html
