Add the on-chip-memory controller node to the Zynq devicetree.

Signed-off-by: Michal Simek <[email protected]>
---

Changes in v5: None
Changes in v4:
- Use memory-controller@... instead of ocmc@...

Changes in v3:
- Extract from OCM driver

Changes in v2: None

 arch/arm/boot/dts/zynq-7000.dtsi | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/arch/arm/boot/dts/zynq-7000.dtsi b/arch/arm/boot/dts/zynq-7000.dtsi
index 24036c440440..040f95e817c8 100644
--- a/arch/arm/boot/dts/zynq-7000.dtsi
+++ b/arch/arm/boot/dts/zynq-7000.dtsi
@@ -151,6 +151,13 @@
                        reg = <0xf8006000 0x1000>;
                } ;

+               ocmc: memory-controller@f800c000 {
+                       compatible = "xlnx,zynq-ocmc-1.0";
+                       interrupt-parent = <&intc>;
+                       interrupts = <0 3 4>;
+                       reg = <0xf800c000 0x1000>;
+               };
+
                uart0: serial@e0000000 {
                        compatible = "xlnx,xuartps", "cdns,uart-r1p8";
                        status = "disabled";
--
1.8.2.3

Attachment: pgpuYbZysst9v.pgp
Description: PGP signature

Reply via email to