Add a device node for the L2 cache:
- The L2 cache for the Cortex-A15 CPU cores is 1 MiB large (organized
as 64 KiB x 16 ways), and requires the following settings:
- Tag RAM latency: 3 cycles,
- Data RAM latency: 4 cycles,
- Data RAM setup: 0 cycles.
Signed-off-by: Geert Uytterhoeven <[email protected]>
---
What are the DT bindings for a Cortex-A15 L2 cache controller?
---
arch/arm/boot/dts/r8a7791.dtsi | 13 +++++++++++++
1 file changed, 13 insertions(+)
diff --git a/arch/arm/boot/dts/r8a7791.dtsi b/arch/arm/boot/dts/r8a7791.dtsi
index b657c7e7363e3d99..8013223448b5b464 100644
--- a/arch/arm/boot/dts/r8a7791.dtsi
+++ b/arch/arm/boot/dts/r8a7791.dtsi
@@ -69,6 +69,19 @@
};
};
+ L2_CA15: cache-controller@0 {
+ compatible = "cache";
+
+ arm,data-latency = <4 4 0>;
+ arm,tag-latency = <3 3 3>;
+ cache-unified;
+ cache-level = <2>;
+ cache-size = <0x100000>;
+ cache-sets = <2048>;
+ cache-block-size = <32>;
+ cache-line-size = <32>;
+ };
+
gic: interrupt-controller@f1001000 {
compatible = "arm,cortex-a15-gic";
#interrupt-cells = <3>;
--
1.9.1
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to [email protected]
More majordomo info at http://vger.kernel.org/majordomo-info.html
