On Sun, Nov 29, 2015 at 01:40:12PM +0100, Alban Bedel wrote:
> Fix a few typos and reword the description of the
> '#qca,ddr-wb-channel-cells' property.
> 
> Signed-off-by: Alban Bedel <[email protected]>
> CC: [email protected]

Applied, thanks.

Rob

> ---
> Changlog:
> v2: * Fixed the truncated log message because of a
>       line starting with a #.
> ---
>  .../bindings/memory-controllers/ath79-ddr-controller.txt          | 8 
> ++++----
>  1 file changed, 4 insertions(+), 4 deletions(-)
> 
> diff --git 
> a/Documentation/devicetree/bindings/memory-controllers/ath79-ddr-controller.txt
>  
> b/Documentation/devicetree/bindings/memory-controllers/ath79-ddr-controller.txt
> index efe35a06..c81af75 100644
> --- 
> a/Documentation/devicetree/bindings/memory-controllers/ath79-ddr-controller.txt
> +++ 
> b/Documentation/devicetree/bindings/memory-controllers/ath79-ddr-controller.txt
> @@ -1,6 +1,6 @@
>  Binding for Qualcomm  Atheros AR7xxx/AR9xxx DDR controller
>  
> -The DDR controller of the ARxxx and AR9xxx families provides an interface
> +The DDR controller of the AR7xxx and AR9xxx families provides an interface
>  to flush the FIFO between various devices and the DDR. This is mainly used
>  by the IRQ controller to flush the FIFO before running the interrupt handler
>  of such devices.
> @@ -11,9 +11,9 @@ Required properties:
>    "qca,[ar7100|ar7240]-ddr-controller" as fallback.
>    On SoC with PCI support "qca,ar7100-ddr-controller" should be used as
>    fallback, otherwise "qca,ar7240-ddr-controller" should be used.
> -- reg: Base address and size of the controllers memory area
> -- #qca,ddr-wb-channel-cells: has to be 1, the index of the write buffer
> -  channel
> +- reg: Base address and size of the controller's memory area
> +- #qca,ddr-wb-channel-cells: Specifies the number of cells needed to encode
> +                          the write buffer channel index, should be 1.
>  
>  Example:
>  
> -- 
> 2.0.0
> 
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to [email protected]
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Reply via email to