Issue ID: 16914
           Summary: Add -mavx switch to generate AVX instructions instead
                    of SSE instructions
           Product: D
           Version: D2
          Hardware: All
                OS: All
            Status: NEW
          Severity: enhancement
          Priority: P1
         Component: dmd

Because they're smaller & faster, and they have 3 operands instead of 2. Note
that this is not necessarily supporting 32 byte vectors.


Reply via email to