Dear all,
I'm trying to understand how Digital Down Conversion Implemented in gr-sounder project. The DDC needs to be implemented in FPGA, but there isn't any module in FPGA configuration implementing DDC. How does the receiver in gr-sounder implement Digital Down Conversion? Thanks a lot in advance Regards, YanÂ
<<attachment: ynie3.vcf>>
_______________________________________________ Discuss-gnuradio mailing list [email protected] http://lists.gnu.org/mailman/listinfo/discuss-gnuradio
