--- Comment #9 from Harry Wentland <harry.wentl...@amd.com> ---
Are you messing with TMDS_MAX_PIXEL_CLOCK as Andrew is doing in this ticket:
With DC clock switching might happen more aggressively which could explain the
underflow you're seeing.
You are receiving this mail because:
You are the assignee for the bug.
dri-devel mailing list