Add display mix blk control node for i.MX8MM.
Cc: Rob Herring <robh...@kernel.org>
Signed-off-by: Jagan Teki <ja...@amarulasolutions.com>
---
arch/arm64/boot/dts/freescale/imx8mm.dtsi | 26 +++++++++++++++++++++++
1 file changed, 26 insertions(+)
diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi
b/arch/arm64/boot/dts/freescale/imx8mm.dtsi
index 849dd0250ba9..fe5485ee9419 100644
--- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi
@@ -663,6 +663,20 @@ pgc_gpu: power-domain@5 {
resets = <&src
IMX8MQ_RESET_GPU_RESET>;
power-domains = <&pgc_gpumix>;
};
+
+ pgc_dispmix: power-domain@10 {
+ #power-domain-cells = <0>;
+ reg =
<IMX8MM_POWER_DOMAIN_DISPMIX>;
+ clocks = <&clk
IMX8MM_CLK_DISP_ROOT>,
+ <&clk
IMX8MM_CLK_DISP_AXI_ROOT>,
+ <&clk
IMX8MM_CLK_DISP_APB_ROOT>;
+ };
+
+ pgc_mipi: power-domain@11 {
+ #power-domain-cells = <0>;
+ reg =
<IMX8MM_POWER_DOMAIN_MIPI>;
+ power-domains = <&pgc_dispmix>;
+ };
};
};
};
@@ -1016,6 +1030,18 @@ aips4: bus@32c00000 {
#size-cells = <1>;
ranges = <0x32c00000 0x32c00000 0x400000>;
+ dispmix_blk_ctl: blk-ctl@32e28000 {
+ compatible = "fsl,imx8mm-dispmix-blk-ctl",
"syscon";
+ reg = <0x32e28000 0x100>;
+ #power-domain-cells = <1>;
+ power-domains = <&pgc_dispmix>, <&pgc_mipi>;
+ power-domain-names = "dispmix", "mipi";
+ clocks = <&clk IMX8MM_CLK_DISP_ROOT>,
+ <&clk IMX8MM_CLK_DISP_AXI_ROOT>,
+ <&clk IMX8MM_CLK_DISP_APB_ROOT>;
+ clock-names = "disp", "axi", "apb";
+ };
+
usbotg1: usb@32e40000 {
compatible = "fsl,imx8mm-usb", "fsl,imx7d-usb";
reg = <0x32e40000 0x200>;
--
2.25.1
