Hi Tommaso Merciai,

Thanks for the patch.

> -----Original Message-----
> From: Tommaso Merciai <[email protected]>
> Sent: 26 November 2025 14:07
> Subject: [PATCH 00/22] Add support for DU and DSI on the Renesas RZ/G3E SoC
> 
> Hi All,
> 
> This patch series adds support for the 2 Display Units (DUs) and MIPI DSI 
> interface found on the
> Renesas RZ/G3E SoC.
> 
> RZ/G3E SoC has 2 LCD controller (LCDC0 and LCDC1), both are composed of Frame 
> Compression Processor
> (FCPVD), Video Signal Processor (VSPD), and Display Unit (DU).
> 
> LCDC0 is connected to LVDS (single or dual channel) and DSI.
> LCDC1 is connected to LVDS (single ch), DSI, and GPIO (Parallel I/F).
> 
> This apply on top of [1].

FYI, for the same monitor, it is rejecting 7 modes compared to RZ/V2L.
Looks like we need to improve the algorithm for PLL DSI clocks.

Cheers,
Biju

> 
> Thanks & Regards,
> Tommaso
> 
> [1] 
> https://patchwork.kernel.org/project/linux-renesas-soc/list/?series=1012044
> 
> Tommaso Merciai (22):
>   clk: renesas: rzv2h: Add PLLDSI clk mux support
>   clk: renesas: r9a09g047: Add CLK_PLLETH_LPCLK support
>   clk: renesas: r9a09g047: Add CLK_PLLDSI{0,1} clocks
>   clk: renesas: r9a09g047: Add CLK_PLLDSI{0,1}_DIV7 clocks
>   clk: renesas: r9a09g047: Add CLK_PLLDSI{0,1}_CSDIV clocks
>   clk: renesas: r9a09g047: Add support for SMUX2_DSI{0,1}_CLK
>   clk: renesas: r9a09g047: Add support for DSI clocks and resets
>   clk: renesas: r9a09g047: Add support for LCDC{0,1} clocks and resets
>   dt-bindings: display: bridge: renesas,dsi: Add support for RZ/G3E SoC
>   dt-bindings: display: renesas,rzg2l-du: Add support for RZ/G3E SoC
>   drm: renesas: rz-du: mipi_dsi: Add out_port to OF data
>   drm: renesas: rz-du: mipi_dsi: Add RZ_MIPI_DSI_FEATURE_GPO0R feature
>   drm: renesas: rz-du: mipi_dsi: Add support for RZ/G3E
>   drm: renesas: rz-du: Add RZ/G3E support
>   media: dt-bindings: media: renesas,vsp1: Document RZ/G3E
>   media: dt-bindings: media: renesas,fcp: Document RZ/G3E SoC
>   arm64: dts: renesas: r9a09g047: Add fcpvd0 node
>   arm64: dts: renesas: r9a09g047: Add vspd0 node
>   arm64: dts: renesas: r9a09g047: Add fcpvd1 node
>   arm64: dts: renesas: r9a09g047: Add vspd1 node
>   arm64: dts: renesas: r9a09g047: Add DU{0,1} and DSI nodes
>   arm64: dts: renesas: r9a09g047e57-smarc: Enable DU1 and DSI support
> 
>  .../bindings/display/bridge/renesas,dsi.yaml  | 120 ++++++++++--
>  .../bindings/display/renesas,rzg2l-du.yaml    |  42 +++++
>  .../bindings/media/renesas,fcp.yaml           |   2 +
>  .../bindings/media/renesas,vsp1.yaml          |   1 +
>  arch/arm64/boot/dts/renesas/r9a09g047.dtsi    | 173 ++++++++++++++++++
>  .../r9a09g047e57-smarc-du1-adv7535.dtsi       | 124 +++++++++++++
>  .../boot/dts/renesas/r9a09g047e57-smarc.dts   |   1 +
>  drivers/clk/renesas/r9a09g047-cpg.c           |  84 +++++++++
>  drivers/clk/renesas/rzv2h-cpg.c               | 131 +++++++++++++
>  drivers/clk/renesas/rzv2h-cpg.h               |  12 ++
>  drivers/gpu/drm/renesas/rz-du/rzg2l_du_crtc.c |  51 ++++++  
> drivers/gpu/drm/renesas/rz-
> du/rzg2l_du_drv.c  |  42 +++++  drivers/gpu/drm/renesas/rz-du/rzg2l_du_drv.h  
> |  11 ++
>  .../gpu/drm/renesas/rz-du/rzg2l_mipi_dsi.c    | 109 ++++++++++-
>  .../drm/renesas/rz-du/rzg2l_mipi_dsi_regs.h   |   3 +
>  include/linux/clk/renesas.h                   |  20 ++
>  16 files changed, 898 insertions(+), 28 deletions(-)  create mode 100644
> arch/arm64/boot/dts/renesas/r9a09g047e57-smarc-du1-adv7535.dtsi
> 
> --
> 2.43.0

Reply via email to