On 6/8/2026 3:43 PM, Konrad Dybcio wrote:
On 6/2/26 11:11 AM, Yongxing Mou wrote:
Enable/Disable of DP pixel clock happens in multiple code paths
leading to code duplication. Move it into individual helpers so that
the helpers can be called wherever necessary.

Signed-off-by: Abhinav Kumar <[email protected]>
Signed-off-by: Yongxing Mou <[email protected]>
Reviewed-by: Dmitry Baryshkov <[email protected]>
---
  drivers/gpu/drm/msm/dp/dp_ctrl.c | 81 +++++++++++++++++++++-------------------
  1 file changed, 42 insertions(+), 39 deletions(-)

diff --git a/drivers/gpu/drm/msm/dp/dp_ctrl.c b/drivers/gpu/drm/msm/dp/dp_ctrl.c
index 1c2eccec6ec6..ac0a2c387f03 100644
--- a/drivers/gpu/drm/msm/dp/dp_ctrl.c
+++ b/drivers/gpu/drm/msm/dp/dp_ctrl.c
@@ -2171,6 +2171,42 @@ static bool msm_dp_ctrl_send_phy_test_pattern(struct 
msm_dp_ctrl_private *ctrl)
        return success;
  }
+static int msm_dp_ctrl_on_pixel_clk(struct msm_dp_ctrl_private *ctrl, unsigned long pixel_rate)
+{
+       int ret;
+
+       ret = clk_set_rate(ctrl->pixel_clk, pixel_rate * 1000);
+       if (ret) {
+               DRM_ERROR("Failed to set pixel clock rate. ret=%d\n", ret);
+               return ret;
+       }
+
+       if (ctrl->stream_clks_on) {
+               drm_dbg_dp(ctrl->drm_dev, "pixel clks already enabled\n");

if (WARN_ON_ONCE(ctrl->stream_clks_on))
        return 0;

?

Konrad
Got it. Will update it next patch.

Reply via email to