This series adds two fixes for the MT8195-class HDMI PHY, found in MT8195, MT8188 and Genio variants.
This is fixing PLL calculation, and TMDS clock dividers, to achieve all of the modes requiring data rates higher than 3.4Gbps, with the successfully tested target being 3840x2160@60Hz. This was tested on MT8395 MediaTek Genio 1200, Radxa NIO-12L and on MT8390 MediaTek Genio 700, with 3 different HDMI displays (two TVs and a 4k LG workstation display). AngeloGioacchino Del Regno (2): phy: mediatek: phy-mtk-hdmi-mt8195: Fix PLL calc divisor overflow phy: mediatek: phy-mtk-hdmi-mt8195: Fix TMDS clk bit ratio setting drivers/phy/mediatek/phy-mtk-hdmi-mt8195.c | 4 ++-- drivers/phy/mediatek/phy-mtk-hdmi-mt8195.h | 3 +++ 2 files changed, 5 insertions(+), 2 deletions(-) -- 2.54.0
