Hi Dave and Sima,

Here goes our i915 fixes for this round.

Thanks,
Rodrigo.

drm-intel-fixes-2026-07-09:
Fix underrun regressions on Panther Lake by reverting the recent
SCL=0 enablement for always-on VRR timing. It also includes a fix
display LT PHY SSC programming and a small set of i915 fixes
addressing NULL pointer dereferences, memory leaks and bound checks.
The following changes since commit 8cdeaa50eae8dad34885515f62559ee83e7e8dda:

  Linux 7.2-rc2 (2026-07-05 14:44:06 -1000)

are available in the Git repository at:

  https://gitlab.freedesktop.org/drm/i915/kernel.git 
tags/drm-intel-fixes-2026-07-09

for you to fetch changes up to 3d04d9f390eeaab4d9e1ed4e9737e3d83581e18b:

  Revert "drm/i915/psr: Allow SCL=0 on platforms with always-on VRR TG" 
(2026-07-06 10:52:42 -0400)

----------------------------------------------------------------
Fix underrun regressions on Panther Lake by reverting the recent
SCL=0 enablement for always-on VRR timing. It also includes a fix
display LT PHY SSC programming and a small set of i915 fixes
addressing NULL pointer dereferences, memory leaks and bound checks.

----------------------------------------------------------------
Ankit Nautiyal (1):
      Revert "drm/i915/psr: Allow SCL=0 on platforms with always-on VRR TG"

Jani Nikula (1):
      drm/i915/mst: limit DP MST ESI service loop

Joonas Lahtinen (3):
      drm/i915/gem: Fix NULL deref in I915_CONTEXT_PARAM_SSEU
      drm/i915/gt: Fix NULL deref on sched_engine alloc failure
      drm/i915/gem: Do not leak siblings[] on proto context error

Suraj Kandpal (1):
      drm/i915/ltphy: Fix SSC Enablement bit in PORT_CLOCK_CTL

 drivers/gpu/drm/i915/display/intel_dp.c            |  8 +++++++-
 drivers/gpu/drm/i915/display/intel_lt_phy.c        |  6 +-----
 drivers/gpu/drm/i915/display/intel_psr.c           |  3 ---
 drivers/gpu/drm/i915/gem/i915_gem_context.c        | 24 ++++++++++++++--------
 .../gpu/drm/i915/gt/intel_execlists_submission.c   | 19 +++++++++--------
 5 files changed, 33 insertions(+), 27 deletions(-)

Reply via email to