From: Konrad Dybcio <[email protected]>

dev_pm_opp_set_rate(0) removes the vote specified in required-opps but
does not actually park the clock, making it run without the necessary
power backing. Drop the explicit calls to it.

Fixes: c943b4948b58 ("drm/msm/dp: add displayPort driver support")
Signed-off-by: Konrad Dybcio <[email protected]>
---
 drivers/gpu/drm/msm/dp/dp_ctrl.c | 6 +-----
 1 file changed, 1 insertion(+), 5 deletions(-)

diff --git a/drivers/gpu/drm/msm/dp/dp_ctrl.c b/drivers/gpu/drm/msm/dp/dp_ctrl.c
index 86ef8c89ad44..e09924eae5a7 100644
--- a/drivers/gpu/drm/msm/dp/dp_ctrl.c
+++ b/drivers/gpu/drm/msm/dp/dp_ctrl.c
@@ -1950,13 +1950,12 @@ static int msm_dp_ctrl_reinitialize_mainlink(struct 
msm_dp_ctrl_private *ctrl)
        msm_dp_ctrl_mainlink_disable(ctrl);
        ctrl->phy_opts.dp.lanes = ctrl->link->link_params.num_lanes;
        phy_configure(phy, &ctrl->phy_opts);
+
        /*
         * Disable and re-enable the mainlink clock since the
         * link clock might have been adjusted as part of the
         * link maintenance.
         */
-       dev_pm_opp_set_rate(ctrl->dev, 0);
-
        msm_dp_ctrl_link_clk_disable(&ctrl->msm_dp_ctrl);
 
        phy_power_off(phy);
@@ -1982,7 +1981,6 @@ static int msm_dp_ctrl_deinitialize_mainlink(struct 
msm_dp_ctrl_private *ctrl)
 
        msm_dp_ctrl_reset(&ctrl->msm_dp_ctrl);
 
-       dev_pm_opp_set_rate(ctrl->dev, 0);
        msm_dp_ctrl_link_clk_disable(&ctrl->msm_dp_ctrl);
 
        phy_power_off(phy);
@@ -2573,7 +2571,6 @@ void msm_dp_ctrl_off_link_stream(struct msm_dp_ctrl 
*msm_dp_ctrl)
                ctrl->stream_clks_on = false;
        }
 
-       dev_pm_opp_set_rate(ctrl->dev, 0);
        msm_dp_ctrl_link_clk_disable(&ctrl->msm_dp_ctrl);
 
        phy_power_off(phy);
@@ -2602,7 +2599,6 @@ void msm_dp_ctrl_off(struct msm_dp_ctrl *msm_dp_ctrl)
                ctrl->stream_clks_on = false;
        }
 
-       dev_pm_opp_set_rate(ctrl->dev, 0);
        msm_dp_ctrl_link_clk_disable(&ctrl->msm_dp_ctrl);
 
        phy_power_off(phy);

-- 
2.55.0

Reply via email to