The GSP-RM display code in rm/r535/disp.c borrows a few
register-programming routines from engine/disp (the head-timing
interrupt handler, vblank enables, armed head state and scanout position
readback, the AVI/VSI infoframe writers and the GCP AVMute write) and so
far picked them by name, which means it has to know which chip it runs
on the moment a generation changes any of them.

Give nvkm_disp_func a .gsp table that each chip fills with exactly those
hooks, add tu102_gsp_disp (TU1xx) and ga102_gsp_disp (GA10x onwards)
carrying the current functions, hand them to r535_disp_new() instead of
the full hardware tables, and make rm/r535/disp.c call through the
hooks. The head hooks are a whole nvkm_head_func, so r535_head goes away
and the chip's own table is handed to nvkm_head_new_(). r535_sor_hdmi
gets infoframe forwarders, r535_sor_hdmi_audio() calls the GCP hook, and
the interrupt handler comes from the table. The tables are per chip even
though the two currently coincide, so a generation that changes a hook
only touches its own file.
rm/r535/disp.c no longer contains chip-specific register code, and a new
display generation only has to provide its own table. No functional
change.

Fixes: 6cc6e08d4542 ("drm/nouveau/kms: add support for GB20x")
Cc: [email protected]
Signed-off-by: Mohamed Ahmed <[email protected]>
Reviewed-by: Lyude Paul <[email protected]>
---
 .../gpu/drm/nouveau/nvkm/engine/disp/ga102.c  | 13 +++++++-
 .../gpu/drm/nouveau/nvkm/engine/disp/head.h   |  1 +
 .../gpu/drm/nouveau/nvkm/engine/disp/priv.h   | 14 +++++++++
 .../gpu/drm/nouveau/nvkm/engine/disp/tu102.c  | 21 ++++++++++++-
 .../nouveau/nvkm/subdev/gsp/rm/r535/disp.c    | 31 +++++++++++--------
 5 files changed, 65 insertions(+), 15 deletions(-)

diff --git a/drivers/gpu/drm/nouveau/nvkm/engine/disp/ga102.c 
b/drivers/gpu/drm/nouveau/nvkm/engine/disp/ga102.c
index ab0a85c92430..820834b5ee9b 100644
--- a/drivers/gpu/drm/nouveau/nvkm/engine/disp/ga102.c
+++ b/drivers/gpu/drm/nouveau/nvkm/engine/disp/ga102.c
@@ -144,12 +144,23 @@ ga102_disp = {
        },
 };
 
+static const struct nvkm_disp_func
+ga102_gsp_disp = {
+       .uevent = &gv100_disp_chan_uevent,
+       .ramht_size = 0x2000,
+       .gsp.intr = tu102_disp_intr,
+       .gsp.head = &tu102_gsp_head,
+       .gsp.hdmi_gcp = tu102_sor_hdmi_gcp,
+       .gsp.hdmi_infoframe_avi = gv100_sor_hdmi_infoframe_avi,
+       .gsp.hdmi_infoframe_vsi = gv100_sor_hdmi_infoframe_vsi,
+};
+
 int
 ga102_disp_new(struct nvkm_device *device, enum nvkm_subdev_type type, int 
inst,
               struct nvkm_disp **pdisp)
 {
        if (nvkm_gsp_rm(device->gsp))
-               return r535_disp_new(&ga102_disp, device, type, inst, pdisp);
+               return r535_disp_new(&ga102_gsp_disp, device, type, inst, 
pdisp);
 
        return nvkm_disp_new_(&ga102_disp, device, type, inst, pdisp);
 }
diff --git a/drivers/gpu/drm/nouveau/nvkm/engine/disp/head.h 
b/drivers/gpu/drm/nouveau/nvkm/engine/disp/head.h
index 986043e87554..784521c2aca1 100644
--- a/drivers/gpu/drm/nouveau/nvkm/engine/disp/head.h
+++ b/drivers/gpu/drm/nouveau/nvkm/engine/disp/head.h
@@ -58,6 +58,7 @@ void gv100_head_rgpos(struct nvkm_head *head, u16 *hline, u16 
*vline);
 
 void tu102_head_vblank_get(struct nvkm_head *);
 void tu102_head_vblank_put(struct nvkm_head *);
+extern const struct nvkm_head_func tu102_gsp_head;
 
 #define HEAD_MSG(h,l,f,a...) do {                                              
\
        struct nvkm_head *_h = (h);                                            \
diff --git a/drivers/gpu/drm/nouveau/nvkm/engine/disp/priv.h 
b/drivers/gpu/drm/nouveau/nvkm/engine/disp/priv.h
index 722ec340e12a..a9dbda67a7d4 100644
--- a/drivers/gpu/drm/nouveau/nvkm/engine/disp/priv.h
+++ b/drivers/gpu/drm/nouveau/nvkm/engine/disp/priv.h
@@ -5,6 +5,8 @@
 #include <engine/disp.h>
 #include <core/enum.h>
 struct nvkm_head;
+struct nvkm_head_func;
+struct nvkm_ior;
 struct nvkm_outp;
 struct dcb_output;
 
@@ -34,6 +36,18 @@ struct nvkm_disp_func {
                int (*new)(struct nvkm_disp *, int id);
        } wndw, head, dac, sor, pior;
 
+       /* Register programming that the GSP-RM display path (rm/r535) needs 
from
+        * the chip, everything else on that path goes through RM. The hooks are
+        * called unconditionally and the head table is handed to 
nvkm_head_new_().
+        */
+       struct {
+               irqreturn_t (*intr)(struct nvkm_inth *);
+               const struct nvkm_head_func *head;
+               void (*hdmi_gcp)(struct nvkm_ior *, int head, bool enable);
+               void (*hdmi_infoframe_avi)(struct nvkm_ior *, int head, void 
*data, u32 size);
+               void (*hdmi_infoframe_vsi)(struct nvkm_ior *, int head, void 
*data, u32 size);
+       } gsp;
+
        u16 ramht_size;
 
        struct nvkm_sclass root;
diff --git a/drivers/gpu/drm/nouveau/nvkm/engine/disp/tu102.c 
b/drivers/gpu/drm/nouveau/nvkm/engine/disp/tu102.c
index 6cfd52c9056f..948b1d2f954c 100644
--- a/drivers/gpu/drm/nouveau/nvkm/engine/disp/tu102.c
+++ b/drivers/gpu/drm/nouveau/nvkm/engine/disp/tu102.c
@@ -140,6 +140,14 @@ tu102_head_vblank_get(struct nvkm_head *head)
        nvkm_mask(device, 0x611d80 + (head->id * 4), 0x00000002, 0x00000002);
 }
 
+const struct nvkm_head_func
+tu102_gsp_head = {
+       .state = gv100_head_state,
+       .rgpos = gv100_head_rgpos,
+       .vblank_get = tu102_head_vblank_get,
+       .vblank_put = tu102_head_vblank_put,
+};
+
 static void
 tu102_disp_intr_head_timing(struct nvkm_disp *disp, int head)
 {
@@ -295,12 +303,23 @@ tu102_disp = {
        },
 };
 
+static const struct nvkm_disp_func
+tu102_gsp_disp = {
+       .uevent = &gv100_disp_chan_uevent,
+       .ramht_size = 0x2000,
+       .gsp.intr = tu102_disp_intr,
+       .gsp.head = &tu102_gsp_head,
+       .gsp.hdmi_gcp = tu102_sor_hdmi_gcp,
+       .gsp.hdmi_infoframe_avi = gv100_sor_hdmi_infoframe_avi,
+       .gsp.hdmi_infoframe_vsi = gv100_sor_hdmi_infoframe_vsi,
+};
+
 int
 tu102_disp_new(struct nvkm_device *device, enum nvkm_subdev_type type, int 
inst,
               struct nvkm_disp **pdisp)
 {
        if (nvkm_gsp_rm(device->gsp))
-               return r535_disp_new(&tu102_disp, device, type, inst, pdisp);
+               return r535_disp_new(&tu102_gsp_disp, device, type, inst, 
pdisp);
 
        return nvkm_disp_new_(&tu102_disp, device, type, inst, pdisp);
 }
diff --git a/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r535/disp.c 
b/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r535/disp.c
index cd4451e62512..bf97edcdfc95 100644
--- a/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r535/disp.c
+++ b/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r535/disp.c
@@ -547,7 +547,19 @@ r535_sor_hdmi_audio(struct nvkm_ior *sor, int head, bool 
enable)
 {
        r535_sor_hdmi_ctrl_audio(sor->asy.outp, enable);
        r535_sor_hdmi_ctrl_audio_mute(sor->asy.outp, !enable);
-       tu102_sor_hdmi_gcp(sor, head, enable);
+       sor->disp->func->gsp.hdmi_gcp(sor, head, enable);
+}
+
+static void
+r535_sor_hdmi_infoframe_avi(struct nvkm_ior *sor, int head, void *data, u32 
size)
+{
+       sor->disp->func->gsp.hdmi_infoframe_avi(sor, head, data, size);
+}
+
+static void
+r535_sor_hdmi_infoframe_vsi(struct nvkm_ior *sor, int head, void *data, u32 
size)
+{
+       sor->disp->func->gsp.hdmi_infoframe_vsi(sor, head, data, size);
 }
 
 static void
@@ -575,8 +587,8 @@ r535_sor_hdmi = {
        .ctrl = r535_sor_hdmi_ctrl,
        .scdc = r535_sor_hdmi_scdc,
        /*TODO: SF_USER -> KMS. */
-       .infoframe_avi = gv100_sor_hdmi_infoframe_avi,
-       .infoframe_vsi = gv100_sor_hdmi_infoframe_vsi,
+       .infoframe_avi = r535_sor_hdmi_infoframe_avi,
+       .infoframe_vsi = r535_sor_hdmi_infoframe_vsi,
        .audio = r535_sor_hdmi_audio,
 };
 
@@ -601,14 +613,6 @@ r535_sor_cnt(struct nvkm_disp *disp, unsigned long *pmask)
        return 4;
 }
 
-static const struct nvkm_head_func
-r535_head = {
-       .state = gv100_head_state,
-       .rgpos = gv100_head_rgpos,
-       .vblank_get = tu102_head_vblank_get,
-       .vblank_put = tu102_head_vblank_put,
-};
-
 static struct nvkm_conn *
 r535_conn_new(struct nvkm_disp *disp, u32 id)
 {
@@ -1606,7 +1610,7 @@ r535_disp_oneinit(struct nvkm_disp *disp)
                nvkm_gsp_rm_ctrl_done(&disp->rm.objcom, ctrl);
 
                for_each_set_bit(i, &disp->head.mask, disp->head.nr) {
-                       ret = nvkm_head_new_(&r535_head, disp, i);
+                       ret = nvkm_head_new_(disp->func->gsp.head, disp, i);
                        if (ret)
                                return ret;
                }
@@ -1655,7 +1659,7 @@ r535_disp_oneinit(struct nvkm_disp *disp)
                return ret;
 
        ret = nvkm_inth_add(&device->vfn->intr, ret, NVKM_INTR_PRIO_NORMAL, 
&disp->engine.subdev,
-                           tu102_disp_intr, &disp->engine.subdev.inth);
+                           disp->func->gsp.intr, &disp->engine.subdev.inth);
        if (ret)
                return ret;
 
@@ -1688,6 +1692,7 @@ r535_disp_new(const struct nvkm_disp_func *hw, struct 
nvkm_device *device,
        rm->uevent = hw->uevent;
        rm->sor.cnt = r535_sor_cnt;
        rm->sor.new = r535_sor_new;
+       rm->gsp = hw->gsp;
        rm->ramht_size = hw->ramht_size;
 
        rm->root.oclass = gpu->disp.class.root;
-- 
2.55.0

Reply via email to