This series adds support for the Verisilicon DCUltraLite display controller as integrated in the Nuvoton MA35D1 SoC.
The Verisilicon DC driver and its DT binding were originally written by Icenowy Zheng <[email protected]> for the T-Head TH1520 SoC, which carries a DC8200 IP block. The present series builds on that foundation with gratitude to Icenowy for the original work. The DCUltraLite is a different variant in the DC IP family. While the two IPs share a broadly similar register layout, a number of differences prevent the existing driver from working on the MA35D1 without modification: - No CONFIG_EX commit path: the DC8200 staging registers (FB_CONFIG_EX, FB_TOP_LEFT, FB_BOTTOM_RIGHT, FB_BLEND_CONFIG, PANEL_CONFIG_EX) are absent. The DCUltraLite uses enable (bit 0) and reset (bit 4) bits in FB_CONFIG for direct framebuffer updates, and requires a per-frame VALID bit toggle (FB_CONFIG bit 3) to latch configuration changes. - No PANEL_START register: panel output begins when PANEL_CONFIG.RUNNING is set; the DC8200 multi-display sync start register at 0x1CCC does not exist. - Different IRQ registers: DISP_IRQ_STA at 0x147C / DISP_IRQ_EN at 0x1480, versus the DC8200's TOP_IRQ_ACK at 0x0010 / TOP_IRQ_EN at 0x0014. - Simpler clock topology: the MA35D1 clock controller gates the core, AXI and AHB clocks with a single bit, so the devicetree supplies the same clock phandle for all three; only the pixel clock is distinct. No second output port is present, so no pix1 clock is needed either. - Single display output: no per-output indexing beyond index 0 is needed. - Hardware-discoverable identity: the DCUltraLite exposes chip identity registers whose model field reads 0x0 (revision 0x5560, customer_id 0x305), allowing the existing vs_fill_chip_identity() path to identify the variant purely through register reads. Patch 1 adds the nuvoton,ma35d1-dcu compatible to the verisilicon,dc DT binding and relaxes the top-level clock/reset item counts so per-variant allOf/if blocks can constrain each compatible's actual topology. Patch 2 adds the register-level macros needed by the DC8000 ops. Patches 3-4 introduce the driver changes in two logical steps: the vs_dc_funcs hardware ops vtable with DC8200 ops extracted into vs_dc8200.c, and the DC8000 ops in vs_dc8000.c. Patch 5 adds the DCUltraLite HWDB entry that gates hardware recognition once all support is in place. Patch 6 adds the Kconfig dependency on ARCH_MA35, placed last because it is only meaningful after the HWDB entry is added. All patches have been tested on Nuvoton MA35D1 hardware. Changes from v5: - [dt-bindings] Renamed the patch from "generalize for single-output variants" to "add support for nuvoton,ma35d1-dcu", since the binding topology itself isn't being generalised, only a new compatible is being added. - [dt-bindings] Moved clocks/clock-names minItems to 4 and resets/reset-names minItems to 1 at the top level (the lowest count any variant needs), instead of overriding both minItems and maxItems redundantly inside each allOf/if block. - [dt-bindings] Kept the thead,th1520-dc8200 allOf/if block, tightening it back up to minItems: 5 (clocks) / minItems: 3 (resets), since the outer constraint is now looser than what that compatible requires. - [dt-bindings] Dropped the nuvoton,ma35d1-dcu clock-names/reset-names item overrides entirely: the devicetree will supply all four clocks (core, axi, ahb, pix0) and the one core reset in the same order the top-level schema already expects, so only maxItems: 4 / maxItems: 1 are needed to cap the count. - [dt-bindings] Dropped the redundant "required: resets/reset-names" sub-blocks, now that resets/reset-names are unconditionally required at the top level (landed separately by Icenowy Zheng). - [driver] Dropped "make axi and ahb clocks optional" entirely: since the devicetree will always supply distinct axi/ahb clock properties (sharing the core clock's phandle), vs_dc_probe() keeps treating them as mandatory via devm_clk_get_enabled(), same as core and pix0. - [driver] Added drm_WARN_ONCE() in both vs_dc8200_irq_ack() and vs_dc8000_irq_ack() to flag any hardware IRQ bit that doesn't translate to a known VSDC_IRQ_* definition. Joey Lu (6): dt-bindings: display: verisilicon,dc: add support for nuvoton,ma35d1-dcu drm/verisilicon: add register-level macros for DC8000 drm/verisilicon: introduce per-variant hardware ops table drm/verisilicon: add DC8000 (DCUltraLite) display controller support drm/verisilicon: add DCUltraLite chip identity to HWDB drm/verisilicon: extend Kconfig to support ARCH_MA35 platforms .../bindings/display/verisilicon,dc.yaml | 44 +++++++ drivers/gpu/drm/verisilicon/Kconfig | 2 +- drivers/gpu/drm/verisilicon/Makefile | 2 +- drivers/gpu/drm/verisilicon/vs_bridge.c | 20 +-- drivers/gpu/drm/verisilicon/vs_crtc.c | 38 +++++- drivers/gpu/drm/verisilicon/vs_crtc_regs.h | 1 + drivers/gpu/drm/verisilicon/vs_dc.c | 9 +- drivers/gpu/drm/verisilicon/vs_dc.h | 33 +++++ drivers/gpu/drm/verisilicon/vs_dc8000.c | 92 +++++++++++++ drivers/gpu/drm/verisilicon/vs_dc8200.c | 121 ++++++++++++++++++ drivers/gpu/drm/verisilicon/vs_drm.c | 5 +- drivers/gpu/drm/verisilicon/vs_drm.h | 8 ++ drivers/gpu/drm/verisilicon/vs_hwdb.c | 14 ++ drivers/gpu/drm/verisilicon/vs_hwdb.h | 6 + .../gpu/drm/verisilicon/vs_primary_plane.c | 32 +---- .../drm/verisilicon/vs_primary_plane_regs.h | 3 + 16 files changed, 375 insertions(+), 55 deletions(-) create mode 100644 drivers/gpu/drm/verisilicon/vs_dc8000.c create mode 100644 drivers/gpu/drm/verisilicon/vs_dc8200.c -- 2.43.0
