On Tue, 2008-03-04 at 17:34 +0100, Thomas Hellström wrote: > > Hmm, Yes this is a tricky case. Doesn't Intel's coherent GART, > DRM_BO_FLAG_CACHED, work here? I suspect it'd be a bit slow though.
No, the restrictions on coherent mappings make this mode effectively useless. So, pixmaps need to be mapped cached and explicit flushes executed when moving between GPU and CPU. For transient data, using the GTT avoids chipset flushes, and also hits a WC mapping so that we avoid CPU flushes. Just using WC mapping means we still have to do chipset flushes, which doesn't seem useful to me. -- [EMAIL PROTECTED]
signature.asc
Description: This is a digitally signed message part
------------------------------------------------------------------------- This SF.net email is sponsored by: Microsoft Defy all challenges. Microsoft(R) Visual Studio 2008. http://clk.atdmt.com/MRT/go/vse0120000070mrt/direct/01/
-- _______________________________________________ Dri-devel mailing list Dri-devel@lists.sourceforge.net https://lists.sourceforge.net/lists/listinfo/dri-devel
