Am Samstag, den 06.03.2010, 17:26 +0100 schrieb Christian König:
> Currently checking this out on my hardware, so stay tuned for an update.
I double checked this, and using dig_encoder as the index for the clock
source selection is indeed the right thing to do. Sound is working
flawlessly on both connectors of my RV630, even if I switch the HDMI
block assignment so the second gets used first. I could also test a
RV710 and RS780 next week if this is still necessary, but at least I
have no more objections in committing this code.

While at it I found something interesting, when I enabled the HDMI block
for the first time after an reboot I get an "Unhandled interrupt: 21":

[   74.076287] [drm:r600_hdmi_enable], Enabling HDMI interface @ 0x7700 for 
encoder 0xf
[   74.076297] [drm:r600_hdmi_calc_CTS], Using ACR timing N=4096 CTS=74250 for 
frequency 32000
[   74.076304] [drm:r600_hdmi_calc_CTS], Using ACR timing N=6272 CTS=82500 for 
frequency 44100
[   74.076311] [drm:r600_hdmi_calc_CTS], Using ACR timing N=6144 CTS=74250 for 
frequency 48000
[   74.076340] [drm:r600_irq_process], Unhandled interrupt: 21 5

[  143.532481] [drm:r600_hdmi_enable], Enabling HDMI interface @ 0x7400 for 
encoder 0x13
[  143.532491] [drm:r600_hdmi_calc_CTS], Using ACR timing N=4096 CTS=74250 for 
frequency 32000
[  143.532498] [drm:r600_hdmi_calc_CTS], Using ACR timing N=6272 CTS=82500 for 
frequency 44100
[  143.532504] [drm:r600_hdmi_calc_CTS], Using ACR timing N=6144 CTS=74250 for 
frequency 48000
[  143.532526] [drm:r600_irq_process], r600_irq_process start: rptr 48, wptr 64
[  143.532535] [drm:r600_irq_process], Unhandled interrupt: 21 4

This looks like the right place to start if we want to get rid of the
polling timer for the audio codec.

Christian.


------------------------------------------------------------------------------
Download Intel® Parallel Studio Eval
Try the new software tools for yourself. Speed compiling, find bugs
proactively, and fine-tune applications for parallel performance.
See why Intel Parallel Studio got high marks during beta.
http://p.sf.net/sfu/intel-sw-dev
--
_______________________________________________
Dri-devel mailing list
Dri-devel@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/dri-devel

Reply via email to