Branch: refs/heads/new-parallel-parsing Home: https://github.com/dyninst/dyninst Commit: 7b1511943e76cdef96b9c7e7ede4989805965d52 https://github.com/dyninst/dyninst/commit/7b1511943e76cdef96b9c7e7ede4989805965d52 Author: Benjamin Welton <wel...@cs.wisc.edu> Date: 2018-09-20 (Thu, 20 Sep 2018)
Changed paths: M common/h/entryIDs.h M instructionAPI/src/power_opcode_tables.C Log Message: ----------- Template for adding instructions Commit: 1707147ae4e3f6f78aa0eba5952bf45fbbd7793a https://github.com/dyninst/dyninst/commit/1707147ae4e3f6f78aa0eba5952bf45fbbd7793a Author: Yuhan Xie <y...@rockhopper-03.cs.wisc.edu> Date: 2018-09-20 (Thu, 20 Sep 2018) Changed paths: M common/h/entryIDs.h M instructionAPI/src/power_opcode_tables.C Log Message: ----------- added power operations, stopped on pg491 of the manual page, lxvll Commit: 1d4fc85ec0ff17ab3d14941253a9f114c7731439 https://github.com/dyninst/dyninst/commit/1d4fc85ec0ff17ab3d14941253a9f114c7731439 Author: Yuhan Xie <y...@royal-13.cs.wisc.edu> Date: 2018-09-25 (Tue, 25 Sep 2018) Changed paths: M common/h/entryIDs.h M instructionAPI/src/power_opcode_tables.C Log Message: ----------- P492-523 Commit: 6cbe5730b72f7d67bf9e2b69a0709ea8c0266eca https://github.com/dyninst/dyninst/commit/6cbe5730b72f7d67bf9e2b69a0709ea8c0266eca Author: Yuhan Xie <y...@royal-13.cs.wisc.edu> Date: 2018-09-25 (Tue, 25 Sep 2018) Changed paths: M common/h/entryIDs.h M instructionAPI/src/power_opcode_tables.C Log Message: ----------- 09/25 p492-523(not including p523) skipped: lxv (P492, new keyword DQ; TX not at the last bit), lxvx (P492, a slash in the memory map and two numbers are included) stxsd (P498, new keyword VRS, stands for VSR[VSR+32].dword[0]) stxssp (P501, VRS) stxv (P507, new keyword DQ) xsabsqp (P512, 0 in it) new keywords included: -included new keywords "XS", it should be the storing version of "XT") -included XA, XB (page 512 of manual, using the same pattern as RA, RB but XA and XB are for VSR, and there are AX & BX bits at the end of the instruction) -included VRA, VRB (page 520 of manual) Additional: --xsaddqp and xsaddqpo are sharing the same opcode, treated it as frsp and frsp.(page 520 of manual) Commit: 5af9ea93fd66ebbfe9ff4945489a32a21e1c97a6 https://github.com/dyninst/dyninst/commit/5af9ea93fd66ebbfe9ff4945489a32a21e1c97a6 Author: Yuhan Xie <y...@royal-03.cs.wisc.edu> Date: 2018-09-25 (Tue, 25 Sep 2018) Log Message: ----------- Merge branch 'power_vector' of github.com:dyninst/dyninst into power_vector Commit: 2c8113207782d5f032271773403e78be0e977bde https://github.com/dyninst/dyninst/commit/2c8113207782d5f032271773403e78be0e977bde Author: Yuhan Xie <y...@royal-03.cs.wisc.edu> Date: 2018-09-25 (Tue, 25 Sep 2018) Changed paths: M instructionAPI/src/power_opcode_tables.C Log Message: ----------- 09/25 p492-523(not including p523) skipped: lxv (P492, new keyword DQ; TX not at the last bit), lxvx (P492, a slash in the memory map and two numbers are included) stxsd (P498, new keyword VRS, stands for VSR[VSR+32].dword[0]) stxssp (P501, VRS) stxv (P507, new keyword DQ) xsabsqp (P512, 0 in it) new keywords included: -included new keywords "XS", it should be the storing version of "XT") -included XA, XB (page 512 of manual, using the same pattern as RA, RB but XA and XB are for VSR, and there are AX & BX bits at the end of the instruction) -included VRA, VRB (page 520 of manual) Additional: --xsaddqp and xsaddqpo are sharing the same opcode, treated it as frsp and frsp.(page 520 of manual) Commit: 0a3c9f6730e67eed51a9335b95863650a4844027 https://github.com/dyninst/dyninst/commit/0a3c9f6730e67eed51a9335b95863650a4844027 Author: Yuhan Xie <y...@royal-25.cs.wisc.edu> Date: 2018-09-27 (Thu, 27 Sep 2018) Changed paths: M common/h/entryIDs.h M instructionAPI/src/power_opcode_tables.C Log Message: ----------- 09/27/2018 New opcodes added p523-576(not including p576) skipped: nothing new: -third level opcodes: 60-347-(16/17), 63-804-(0), 63-836-(1/2/9/10/17/20/22/25 -new extended opcodes (opcode 60/61/63), added on 09/25 but was not included in the last log. -new keyword included: VRS -lxvx: page 492, a slash inside the extened opcode.two entries in the opcode table are included: 31-268 & 31-300 Commit: 7f04267bcb623d12e846c68d815d30b41d72a513 https://github.com/dyninst/dyninst/commit/7f04267bcb623d12e846c68d815d30b41d72a513 Author: Yuhan Xie <y...@royal-25.cs.wisc.edu> Date: 2018-09-27 (Thu, 27 Sep 2018) Changed paths: M common/h/entryIDs.h Log Message: ----------- 09/27/2018 New opcodes added p523-576(not including p576) skipped: nothing new: -third level opcodes: 60-347-(16/17), 63-804-(0), 63-836-(1/2/9/10/17/20/22/25 -new extended opcodes (opcode 60/61/63), added on 09/25 but was not included in the last log. -new keyword included: VRS -lxvx: page 492, two entries for this instruction(a slash inside the extened opcode).31-268 & 31-300 Commit: d947f0abecb00a570387487b92d5ba40f4a3b9e3 https://github.com/dyninst/dyninst/commit/d947f0abecb00a570387487b92d5ba40f4a3b9e3 Author: Yuhan Xie <y...@rockhopper-03.cs.wisc.edu> Date: 2018-10-02 (Tue, 02 Oct 2018) Changed paths: M common/h/entryIDs.h M instructionAPI/src/power_opcode_tables.C Log Message: ----------- Opcode conflict detected, new opcodes added p576-690(include but skipped) skipped: -xsrqpi & xsrqpix, P634, two instructions sharing the same opcode, differentiated by EX bit -xssqrtsp, P644, xssqrtsp has the exact same opcode with xscmpgtdp (P526) -xvcmpgtdp, P668, has exact the same opcode with xsrdpic(P628) -xvcmpgtsp, P670, has exact the same opcode with xssqrtdp(P641) -xvcvspsxws, P686, has exact the same opcode with xsminjdp(P589) -xvcvspuxws, P690, has exact the same opcode with xsmincdp(P587) new keywords included: -P653, included DCMX -P636, included RMC, two bit from 21th, always companied with an R bit in the 15th bit. -new third level opcode 60-475 Commit: 2d1947dd8a21605673844faa6109e753f2ce07ed https://github.com/dyninst/dyninst/commit/2d1947dd8a21605673844faa6109e753f2ce07ed Author: LER0ever <eta...@gmail.com> Date: 2018-10-05 (Fri, 05 Oct 2018) Changed paths: M .gitignore Log Message: ----------- gitignore: add cmake shadow build directories Commit: 0127a02329770ae08961e04a1fa692a47ad2ceaf https://github.com/dyninst/dyninst/commit/0127a02329770ae08961e04a1fa692a47ad2ceaf Author: LER0ever <eta...@gmail.com> Date: 2018-10-05 (Fri, 05 Oct 2018) Changed paths: M examples/CMakeLists.txt Log Message: ----------- build: move file copying to install phase Commit: b19e347b97d61c054e2071b605d4ad03da05c961 https://github.com/dyninst/dyninst/commit/b19e347b97d61c054e2071b605d4ad03da05c961 Author: Yuhan Xie <y...@follis.cs.wisc.edu> Date: 2018-10-11 (Thu, 11 Oct 2018) Changed paths: M common/h/entryIDs.h M instructionAPI/src/InstructionDecoder-power.C M instructionAPI/src/power_opcode_tables.C Log Message: ----------- Note for implementation added, XX3 formants in opcode 60 revised, new opcodes added Revised: - opcode with XX3 formats: extended opcode are expanded from 21-28 to 21-29, with last bit treated as 0 and 1 respectively - The instructions with Rc bits, included Rc in the extended opcode, treated the instructions with Rc=0 and Rc=1 as different opcodes. new: -xvtstdcdp (P760): DCMX field is chopped into 3 parts. May be a special case in implementation. -**new Keyword: UIM: field 12-15 immediate field (xxextractuw,xxinsertw (P766)) field 14-15 immediate field (xxspltw (P774)) //I think UIM should be modified to a certain expression to show what exact bits are for UIM -new Keyword: SHW: field 22-23 specify a shift amount in words skipped: -xxpermdi (P773), three arbitrary digits -xxsel (P773), XX4 form -xxsldwi (P774), three arbitrary digits Commit: 8d5806f4b6b1a582786887d76a81c05f6ba0eb61 https://github.com/dyninst/dyninst/commit/8d5806f4b6b1a582786887d76a81c05f6ba0eb61 Author: LER0ever <eta...@gmail.com> Date: 2018-10-14 (Sun, 14 Oct 2018) Changed paths: M common/src/headers.h M common/src/linuxHeaders.h Log Message: ----------- headers: delete all xdr related code Commit: b1a81d9f32931a73d4ded35c30511ea97e3492fa https://github.com/dyninst/dyninst/commit/b1a81d9f32931a73d4ded35c30511ea97e3492fa Author: LER0ever <eta...@gmail.com> Date: 2018-10-14 (Sun, 14 Oct 2018) Changed paths: M cmake/packages.cmake Log Message: ----------- cmake: use latest binutils, restrict libelf to >=0.173 older binutils won't recognize Fedora 25 AArch64 older libelf does not have the "dwarf_next_line" function Commit: 63c134011b66628f18fd98be82575ab881e41572 https://github.com/dyninst/dyninst/commit/63c134011b66628f18fd98be82575ab881e41572 Author: Yuhan Xie <y...@follis.cs.wisc.edu> Date: 2018-10-16 (Tue, 16 Oct 2018) Changed paths: M common/h/entryIDs.h M instructionAPI/src/power_opcode_tables.C Log Message: ----------- 10/16 Revision of instructions in Chapter 7 Implementation Notes: 1. For opcode 57, 58, ext opcode resides in 30-31 bit. 2. For opcode 61 (111101), the ext opcode resides in 29-31 bit or 30-31 bit, depending on whether 30-31 bit is 01. (Manual page 1194) 3. For the instructions with RMC and R, R is always at the 15th bit. 4. For opcode 60, the Rc bit is at the 21th bit. new: - Flag bit EX (31th bit), (P634) left to be entered: - stv(P492) & stxv(P507) , with DQ(RA) pattern. - In opcode 60, two with XX3 format and 3 arbitrary bits and one with XX4 format. Commit: c5932d2d07b88b3d487059c31067df198b2834bd https://github.com/dyninst/dyninst/commit/c5932d2d07b88b3d487059c31067df198b2834bd Author: Yuhan Xie <y...@follis.cs.wisc.edu> Date: 2018-10-16 (Tue, 16 Oct 2018) Changed paths: M common/h/entryIDs.h Log Message: ----------- 10/16 Revision of instructions in Chapter 7 Implementation Notes: 1. For opcode 57, 58, ext opcode resides in 30-31 bit. 2. For opcode 61 (111101), the ext opcode resides in 29-31 bit or 30-31 bit, depending on whether 30-31 bit is 01. (Manual page 1194) 3. For the instructions with RMC and R, R is always at the 15th bit. 4. For opcode 60, the Rc bit is at the 21th bit. new: - Flag bit EX (31th bit), (P634) left to be entered: - stv(P492) & stxv(P507) , with DQ(RA) pattern. - In opcode 60, two with XX3 format and 3 arbitrary bits and one with XX4 format. Commit: f53fc48e694047ecceaa2f87124601bade2611c0 https://github.com/dyninst/dyninst/commit/f53fc48e694047ecceaa2f87124601bade2611c0 Author: LER0ever <eta...@gmail.com> Date: 2018-10-17 (Wed, 17 Oct 2018) Changed paths: M CMakeLists.txt M cmake/shared.cmake Log Message: ----------- cmake: add boost to all dyninst libraries and DyninstRT, fixes parallel building Commit: a1952e33dce5669f2e4b4204ea51f363adff9607 https://github.com/dyninst/dyninst/commit/a1952e33dce5669f2e4b4204ea51f363adff9607 Author: LER0ever <eta...@gmail.com> Date: 2018-10-17 (Wed, 17 Oct 2018) Changed paths: M CMakeLists.txt M cmake/shared.cmake Log Message: ----------- cmake: add conditional check for whether we are building boost Commit: b19e831b6cc0b7c3a8eef8667ccb15baf96dfe8f https://github.com/dyninst/dyninst/commit/b19e831b6cc0b7c3a8eef8667ccb15baf96dfe8f Author: LER0ever <eta...@gmail.com> Date: 2018-10-17 (Wed, 17 Oct 2018) Changed paths: M CMakeLists.txt Log Message: ----------- cmake: fix msvc complaints about target dependency Commit: a32481a4c1917f59b8cabcb6e51e1f3e4d988a7b https://github.com/dyninst/dyninst/commit/a32481a4c1917f59b8cabcb6e51e1f3e4d988a7b Author: Xiaozhu Meng <xm...@cs.wisc.edu> Date: 2018-10-18 (Thu, 18 Oct 2018) Changed paths: M common/h/entryIDs.h M instructionAPI/src/InstructionDecoder-power.C M instructionAPI/src/InstructionDecoder-power.h M instructionAPI/src/power_opcode_tables.C Log Message: ----------- Start to integrate new power opcodes Commit: 2764bf716497bf884f078177e6fa07d4b35accd7 https://github.com/dyninst/dyninst/commit/2764bf716497bf884f078177e6fa07d4b35accd7 Author: Yuhan Xie <y...@follis.cs.wisc.edu> Date: 2018-10-18 (Thu, 18 Oct 2018) Changed paths: M common/h/entryIDs.h M instructionAPI/src/power_opcode_tables.C Log Message: ----------- 10/18 Opcode from Chapter 6 Summary of Changable fields: UIM: 12-15: 4-524 vspltb 4-525 vextractub 4-589 vextractuh 4-653 vextractuw 4-717 vextractd 4-781 vinsertb 4-845 vinserth 4-909 vinsertw 4-973 vinsertd 13-15: 4-588 vsplth 14-15: 4-652 vspltw Rc bit: for opcode 4: always 21th bit ext opcode for opcode 4: 26-31: 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 59, 60, 61, 62, 63 new: Keyword SIM, 11-15 bits Keyword SHB, 22-25 bits third-level opcode: 4-1538-x Commit: 42934a133f021ffb070ac0500fac9fca5ceb9f03 https://github.com/dyninst/dyninst/commit/42934a133f021ffb070ac0500fac9fca5ceb9f03 Author: Xiaozhu Meng <xm...@cs.wisc.edu> Date: 2018-10-19 (Fri, 19 Oct 2018) Changed paths: M common/h/dyn_regs.h M common/h/entryIDs.h M instructionAPI/src/InstructionDecoder-power.C M instructionAPI/src/InstructionDecoder-power.h Log Message: ----------- Adding multiple items for Power 8 instruction decoding 1. VSR registers 2. Decoding for several operand fields 3. Decoding for extended op 60 Commit: e0b47787f00797171ceded23427c0b4abd25dfcc https://github.com/dyninst/dyninst/commit/e0b47787f00797171ceded23427c0b4abd25dfcc Author: Yuhan Xie <xi...@wisc.edu> Date: 2018-10-23 (Tue, 23 Oct 2018) Changed paths: M common/h/entryIDs.h M instructionAPI/src/power_opcode_tables.C Log Message: ----------- 10/23 Chapter 6 new: keyword CY, 21th bit keyword ST, 16th bit keyword SIX, 17-20 keyword DRM, 18-20 keyword RM, 19-20 (ST and SIX always show up together) keyword PS, 22th bit Summary of Changable fields: UIM: 11-15: 4-906 vctuxs, 4-970 vctsxs, 12-15: 4-524 vspltb 4-525 vextractub 4-589 vextractuh 4-653 vextractuw 4-717 vextractd 4-781 vinsertb 4-845 vinserth 4-909 vinsertw 4-973 vinsertd 4-588 vsplth 13-15 4-652 vspltw 14-15 Rc bit: for opcode 4: always 21th bit 6-bit(26-31) ext opcode for opcode 4: 32-47, 59-63 Commit: aad240c45fae9e395bc0ec8537128af225d073d7 https://github.com/dyninst/dyninst/commit/aad240c45fae9e395bc0ec8537128af225d073d7 Author: Xiaozhu Meng <xm...@cs.wisc.edu> Date: 2018-10-24 (Wed, 24 Oct 2018) Changed paths: M common/h/entryIDs.h M instructionAPI/src/InstructionDecoder-power.C M instructionAPI/src/InstructionDecoder-power.h M instructionAPI/src/power_opcode_tables.C Log Message: ----------- Finish most of the Power 8 VSX instruction decoding Commit: f0c9b431833129bf288742724968154565961776 https://github.com/dyninst/dyninst/commit/f0c9b431833129bf288742724968154565961776 Author: Xiaozhu Meng <mxz...@gmail.com> Date: 2018-10-24 (Wed, 24 Oct 2018) Changed paths: M common/h/dyn_regs.h M common/h/entryIDs.h M instructionAPI/src/InstructionDecoder-power.C M instructionAPI/src/InstructionDecoder-power.h M instructionAPI/src/power_opcode_tables.C Log Message: ----------- Merge pull request #498 from dyninst/power_vector Vector instruction support on Power and recycled opcode Commit: 5c9770a979038181d03603120b373fc5ffb48455 https://github.com/dyninst/dyninst/commit/5c9770a979038181d03603120b373fc5ffb48455 Author: Xiaozhu Meng <mxz...@gmail.com> Date: 2018-10-24 (Wed, 24 Oct 2018) Changed paths: M .gitignore M CMakeLists.txt M cmake/packages.cmake M cmake/shared.cmake M common/src/headers.h M common/src/linuxHeaders.h M examples/CMakeLists.txt Log Message: ----------- Merge pull request #496 from LER0ever/code.rongyi.io/LER0ever/Dyninst/build-fixes Build fixes for parallel building and xdr-related issues Commit: 97a8c434e4926a23cbc53fb7cb447fb7e1f4df5c https://github.com/dyninst/dyninst/commit/97a8c434e4926a23cbc53fb7cb447fb7e1f4df5c Author: Xiaozhu Meng <xm...@cs.wisc.edu> Date: 2018-10-25 (Thu, 25 Oct 2018) Changed paths: M .gitignore M CMakeLists.txt M cmake/packages.cmake M cmake/shared.cmake M common/h/dyn_regs.h M common/h/entryIDs.h M common/src/headers.h M common/src/linuxHeaders.h M examples/CMakeLists.txt M instructionAPI/src/InstructionDecoder-power.C M instructionAPI/src/InstructionDecoder-power.h M instructionAPI/src/power_opcode_tables.C M parseAPI/src/Function.C M parseAPI/src/Parser.C Log Message: ----------- Merge branch 'master' into new-parallel-parsing Rmove setting function ret status during finalizing Conflicts: cmake/packages.cmake examples/CMakeLists.txt instructionAPI/src/power_opcode_tables.C Compare: https://github.com/dyninst/dyninst/compare/07bdc17e2ecf...97a8c434e492 **NOTE:** This service has been marked for deprecation: https://developer.github.com/changes/2018-04-25-github-services-deprecation/ Functionality will be removed from GitHub.com on January 31st, 2019.
_______________________________________________ Dyninst-api mailing list Dyninst-api@cs.wisc.edu https://lists.cs.wisc.edu/mailman/listinfo/dyninst-api