Hi, everyone,
I am studying the e1000 NIC and its linux driver. I met a problem, the
following is the scenario:
One interrupt condition occurs in the e1000 card, when the interrupt was
masked/disabled by the driver. Therefore, the device only sets one bit to 1
in the Interrupt Cause Read (ICR) register, but does not fire interrupt.
After a period of time, the driver neither read nor write the ICR register,
however, at one time, I found the high bit in the ICR register was cleared
to 0 automatically.
So my question is: Can it be possible that the e1000 device clears the ICR
register automatically after a short time if the driver did not clear it?
It seems that the device won't do that, but I can't explain why the bit was
cleared without the driver's operation.
Thanks so much.
Best,
Li
------------------------------------------------------------------------------
Keep Your Developer Skills Current with LearnDevNow!
The most comprehensive online learning library for Microsoft developers
is just $99.99! Visual Studio, SharePoint, SQL - plus HTML5, CSS3, MVC3,
Metro Style Apps, more. Free future releases when you subscribe now!
http://p.sf.net/sfu/learndevnow-d2d
_______________________________________________
E1000-devel mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/e1000-devel
To learn more about Intel® Ethernet, visit
http://communities.intel.com/community/wired
