Shunsuke,
Have you checked to see if you are running the latest BIOS image for your
system? If not could you please check and see if there is an updated image
(perhaps with an updated PXE ROM)?
Thanks,
Dave Ertman
From: [email protected] [mailto:[email protected]]
Sent: Tuesday, November 05, 2013 12:33 AM
To: Allan, Bruce W
Cc: [email protected]; [email protected]; Ertman,
DavidX M
Subject: RE: pxe boot becomes error when e1000e driver is used for intel QM57
chipset
Additional information,
Switching hub is using Gigabit.
>ethtool eth0
Settings for eth0:
Supported ports: [ TP ]
Supported link modes: 10baseT/Half 10baseT/Full
100baseT/Half 100baseT/Full
1000baseT/Full
Supports auto-negotiation: Yes
Advertised link modes: 10baseT/Half 10baseT/Full
100baseT/Half 100baseT/Full
1000baseT/Full
Advertised auto-negotiation: Yes
Speed: 1000Mb/s
Duplex: Full
Port: Twisted Pair
PHYAD: 2
Transceiver: internal
Auto-negotiation: on
Supports Wake-on: pumbag
Wake-on: d
Current message level: 0x00000007 (7)
Link detected: yes
If there are any questions, I will answer.
Let me know if there is anything I can do for you.
Thanks,
Shunsuke.
From: Allan, Bruce W [mailto:[email protected]]
Sent: Saturday, November 02, 2013 12:55 AM
To: TEL SDC WATANABE SHUNSUKE
Cc: [email protected]<mailto:[email protected]>;
[email protected]<mailto:[email protected]>;
Ertman, DavidX M
Subject: RE: pxe boot becomes error when e1000e driver is used for intel QM57
chipset
Thank you for reporting this issue. However, this patch is not the correct
solution - the SWFLAG is not meant for that purpose. We will attempt to repro
this issue in-house in order to determine proper root-cause and fix.
Thanks again,
Bruce.
From: [email protected]<mailto:[email protected]>
[mailto:[email protected]]
Sent: Thursday, October 31, 2013 7:44 PM
To: Allan, Bruce W
Cc: [email protected]<mailto:[email protected]>;
[email protected]<mailto:[email protected]>
Subject: pxe boot becomes error when e1000e driver is used for intel QM57
chipset
Hi,
When pxe boot is performed hundreds times, an error occurs.
error log outputted is "e1000e :probe of 0000:00:19.0 failed with error -3".
linux kernel is using the version 3.11.6 and e1000e driver is using the version
2.5.4.
Using intel QM57 chipset, network is PCH LAN and 82577 GbE PHY.
firmware is Intel Boot Agent GE v1.3.30 Alpha-1.
I tried correction.
add e1000_init_swflag_ich8lan.
--- a/e1000e-2.5.4/src/ich8lan.c
+++ b/e1000e-2.5.4/src/ich8lan.c
@@ -139,6 +139,7 @@ static s32 e1000_k1_workaround_lv(struct e1000_hw *hw);
static void e1000_gate_hw_phy_config_ich8lan(struct e1000_hw *hw, bool gate);
static s32 e1000_setup_copper_link_pch_lpt(struct e1000_hw *hw);
static s32 e1000_oem_bits_config_ich8lan(struct e1000_hw *hw, bool d0_state);
+static void e1000_init_swflag_ich8lan(struct e1000_hw *hw);
static inline u16 __er16flash(struct e1000_hw *hw, unsigned long reg)
{
@@ -1451,6 +1452,8 @@ static s32 e1000_get_variants_ich8lan(struct
e1000_adapter *adapter)
if (rc)
return rc;
+ e1000_init_swflag_ich8lan(hw);
+
switch (hw->mac.type) {
case e1000_ich8lan:
case e1000_ich9lan:
@@ -1605,6 +1608,25 @@ static void e1000_release_swflag_ich8lan(struct e1000_hw
*hw)
}
/**
+ * e1000_init_swflag_ich8lan - Initializes software control flag
+ * @hw: pointer to the HW structure
+ *
+ * Initializes the software control flag for performing PHY and select
+ * MAC CSR accesses.
+ **/
+static void e1000_init_swflag_ich8lan(struct e1000_hw *hw)
+{
+ u32 extcnf_ctrl;
+
+ extcnf_ctrl = er32(EXTCNF_CTRL);
+
+ if (extcnf_ctrl & E1000_EXTCNF_CTRL_SWFLAG) {
+ extcnf_ctrl &= ~E1000_EXTCNF_CTRL_SWFLAG;
+ ew32(EXTCNF_CTRL, extcnf_ctrl);
+ }
+}
+
+/**
* e1000_check_mng_mode_ich8lan - Checks management mode
* @hw: pointer to the HW structure
*
Regards,
shunsuke Watanabe.
------------------------------------------------------------------------------
November Webinars for C, C++, Fortran Developers
Accelerate application performance with scalable programming models. Explore
techniques for threading, error checking, porting, and tuning. Get the most
from the latest Intel processors and coprocessors. See abstracts and register
http://pubads.g.doubleclick.net/gampad/clk?id=60136231&iu=/4140/ostg.clktrk
_______________________________________________
E1000-devel mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/e1000-devel
To learn more about Intel® Ethernet, visit
http://communities.intel.com/community/wired
