For a good reason, Intel simplified the interrupt moderation and only
respects the rx-usecs and rx-usecs-high for X520 and i40e. I can see why
(reading the chips specializations) - with like 20 parameters the ethtool
makes it unmanageable and better (internal, on chip) algorithms exist that
would be expressed here.
Two questions:
What is the meaning of vsi->work_limit on i40e and similar limit on X520?
What is the maximum interrupt rate for those cards? Seems like a bit below
1 000 000 IRQ/sec for X520 and 1M for i40e.
------------------------------------------------------------------------------
Developer Access Program for Intel Xeon Phi Processors
Access to Intel Xeon Phi processor-based developer platforms.
With one year of Intel Parallel Studio XE.
Training and support from Colfax.
Order your platform today. http://sdm.link/xeonphi
_______________________________________________
E1000-devel mailing list
E1000-devel@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/e1000-devel
To learn more about Intel® Ethernet, visit
http://communities.intel.com/community/wired
