Hi Gary,
Thanks for your reply. So you mean the dsr_list should be zeroed when
bootup.
static Cyg_Interrupt* volatile dsr_list[CYGNUM_KERNEL_CPU_MAX]
I'm working on the leon3 soft core (sparc arch). The strange thing is that I
run the same executable file on the leon3 simulation processor and dsr_list
is zeroed ok at startup.
Also I wonder whether that would cause some trouble if I modify the kernel
file and initialize the dsr_list to NULL manually?
Regards,
Yi
----- Original Message -----
Everything which ends up in 'bss' (such as unitialized
arrays) should be zeroed when eCos starts up.
What architecture (CPU core) is in your FPGA? The code
that does this is in the eCos startup code, typically:
hal/<arch>/arch/current/src/vectors.S
--
------------------------------------------------------------
Gary Thomas | Consulting for the
MLB Associates | Embedded world
------------------------------------------------------------
--
Before posting, please read the FAQ: http://ecos.sourceware.org/fom/ecos
and search the list archive: http://ecos.sourceware.org/ml/ecos-discuss
--
Before posting, please read the FAQ: http://ecos.sourceware.org/fom/ecos
and search the list archive: http://ecos.sourceware.org/ml/ecos-discuss