Revision: 17212
          http://sourceforge.net/p/edk2/code/17212
Author:   mdkinney
Date:     2015-04-27 19:37:15 +0000 (Mon, 27 Apr 2015)
Log Message:
-----------
MdePkg/BaseLib: Support IA32 processors without CLFLUSH

Use CPUID Leaf 01 to detect support for CLFLUSH instruction.  

Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Michael Kinney <[email protected]>
Reviewed-by: Jordan Justen <[email protected]>

Modified Paths:
--------------
    trunk/edk2/MdePkg/Library/BaseLib/Ia32/FlushCacheLine.asm
    trunk/edk2/MdePkg/Library/BaseLib/Ia32/FlushCacheLine.c
    trunk/edk2/MdePkg/Library/BaseLib/Ia32/GccInline.c

Modified: trunk/edk2/MdePkg/Library/BaseLib/Ia32/FlushCacheLine.asm
===================================================================
--- trunk/edk2/MdePkg/Library/BaseLib/Ia32/FlushCacheLine.asm   2015-04-27 
19:35:32 UTC (rev 17211)
+++ trunk/edk2/MdePkg/Library/BaseLib/Ia32/FlushCacheLine.asm   2015-04-27 
19:37:15 UTC (rev 17212)
@@ -1,6 +1,6 @@
 ;------------------------------------------------------------------------------
 ;
-; Copyright (c) 2006, Intel Corporation. All rights reserved.<BR>
+; Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>
 ; This program and the accompanying materials
 ; are licensed and made available under the terms and conditions of the BSD 
License
 ; which accompanies this distribution.  The full text of the license may be 
found at
@@ -34,9 +34,20 @@
 ;   );
 ;------------------------------------------------------------------------------
 AsmFlushCacheLine   PROC
+    ;
+    ; If the CPU does not support CLFLUSH instruction, 
+    ; then promote flush range to flush entire cache.
+    ;
+    mov     eax, 1
+    cpuid
     mov     eax, [esp + 4]
+    test    edx, BIT19
+    jz      @F
     clflush [eax]
     ret
+@@:
+    wbinvd
+    ret
 AsmFlushCacheLine   ENDP
 
     END

Modified: trunk/edk2/MdePkg/Library/BaseLib/Ia32/FlushCacheLine.c
===================================================================
--- trunk/edk2/MdePkg/Library/BaseLib/Ia32/FlushCacheLine.c     2015-04-27 
19:35:32 UTC (rev 17211)
+++ trunk/edk2/MdePkg/Library/BaseLib/Ia32/FlushCacheLine.c     2015-04-27 
19:37:15 UTC (rev 17212)
@@ -1,7 +1,7 @@
 /** @file
   AsmFlushCacheLine function
 
-  Copyright (c) 2006 - 2008, Intel Corporation. All rights reserved.<BR>
+  Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>
   This program and the accompanying materials
   are licensed and made available under the terms and conditions of the BSD 
License
   which accompanies this distribution.  The full text of the license may be 
found at
@@ -36,9 +36,23 @@
   IN      VOID                      *LinearAddress
   )
 {
+  //
+  // If the CPU does not support CLFLUSH instruction, 
+  // then promote flush range to flush entire cache.
+  //
   _asm {
-    mov     eax, LinearAddress
+    mov     eax, 1
+    cpuid
+    test    edx, BIT19
+    jz      NoClflush
+    mov     eax, [esp + 4]
     clflush [eax]
+    jmp     Done
+NoClflush:
+    wbinvd
+Done:
   }
+  
+  return LinearAddress;
 }
 

Modified: trunk/edk2/MdePkg/Library/BaseLib/Ia32/GccInline.c
===================================================================
--- trunk/edk2/MdePkg/Library/BaseLib/Ia32/GccInline.c  2015-04-27 19:35:32 UTC 
(rev 17211)
+++ trunk/edk2/MdePkg/Library/BaseLib/Ia32/GccInline.c  2015-04-27 19:37:15 UTC 
(rev 17212)
@@ -1,7 +1,7 @@
 /** @file
   GCC inline implementation of BaseLib processor specific functions.
   
-  Copyright (c) 2006 - 2010, Intel Corporation. All rights reserved.<BR>
+  Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>
   Portions copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
   This program and the accompanying materials
   are licensed and made available under the terms and conditions of the BSD 
License
@@ -1745,6 +1745,19 @@
   IN      VOID                      *LinearAddress
   )
 {
+  UINT32  RegEdx;
+
+  //
+  // If the CPU does not support CLFLUSH instruction, 
+  // then promote flush range to flush entire cache.
+  //
+  AsmCpuid (0x01, NULL, NULL, NULL, &RegEdx);
+  if ((RegEdx & BIT19) == 0) {
+    __asm__ __volatile__ ("wbinvd":::"memory");
+    return LinearAddress;
+  }
+
+
   __asm__ __volatile__ (
     "clflush (%0)"
     : "+a" (LinearAddress) 
@@ -1752,7 +1765,7 @@
     : "memory"
     );
     
-    return LinearAddress;
+  return LinearAddress;
 }
 
 


------------------------------------------------------------------------------
One dashboard for servers and applications across Physical-Virtual-Cloud 
Widest out-of-the-box monitoring support with 50+ applications
Performance metrics, stats and reports that give you Actionable Insights
Deep dive visibility with transaction tracing using APM Insight.
http://ad.doubleclick.net/ddm/clk/290420510;117567292;y
_______________________________________________
edk2-commits mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/edk2-commits

Reply via email to