Steve,
I took some simple test cases from Jacob Baker's cmosEDU website,
cases that go along with one of the books he published. They are all
contained in one jelib. Since spice opus uses nutmeg, I also included
the necessary nutmeg code. Once I generated the netlist, I did have to
hand edit it. So you will be able to see the hand edits. I generated
all the raw files. I tried to include cases for op, dc, tran, and ac
analysis. I also did one binary formatted raw file as well. One thing
I didn't note before is there are some header options created in the
SPICE 3 format, opus doesn't recognize those options. I assume that is
a pretty trivial thing to eliminate. Also, one thing that I didn't
realize before generating the cases is that the netlist is parsed case
insensitive; but the nutmeg code is actually case sensitive. Some of
Jake's examples use CAPs in the device naming; but the data is
actually stored case insensitive. However, the nutmeg code could not
locate the data unless I reduced the case. Anyway that is more of a
FYI. I don't know that it effects you any. The file I uploaded is
called "opusTestCase.tar.gz" . Let me know if you need anything more.
thanks!
Jon
--
You received this message because you are subscribed to the Google Groups
"Electric VLSI Editor" group.
To post to this group, send email to [email protected].
To unsubscribe from this group, send email to
[email protected].
For more options, visit this group at
http://groups.google.com/group/electricvlsi?hl=en.
